
SCCS030A - MAY 1994 - REVISED OCTOBER 2001

- Function, Pinout, and Drive Compatible With FCT and F Logic
- Reduced V_{OH} (Typically = 3.3 V) Versions of Equivalent FCT Functions
- **Edge-Rate Control Circuitry for** Significantly Improved Noise Characteristics
- I_{off} Supports Partial-Power-Down Mode Operation
- **Matched Rise and Fall Times**
- Fully Compatible With TTL Input and **Output Logic Levels**
- 3-State Outputs
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)
- **Separation Controls for Data Flow in Each** Direction
- **Back-to-Back Latches for Storage**
- CY54FCT543T
 - 48-mA Output Sink Current
 - 12-mA Output Source Current
- CY74FCT543T
 - 64-mA Output Sink Current
 - 32-mA Output Source Current

CY54FCT543T . . . D PACKAGE CY74FCT543T...Q OR SO PACKAGE (TOP VIEW)



description

The 'FCT543T octal latched transceivers contain two sets of eight D-type latches with separate latch-enable (LEAB, LEBA) and output-enable (OEAB, OEBA) inputs for each set to permit independent control of input and output in either direction of data flow. For data flow from A to B, for example, the A-to-B enable (CEAB) input must be low in order to enter data from A or to take data from B, as indicated in the function table. With CEAB low, a low signal on the A-to-B latch-enable (LEAB) input makes the A-to-B latches transparent; a subsequent low-to-high transition of the LEAB signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With CEAB and OEAB low, the 3-state B-output buffers are active and reflect the data present at the output of the A latches. Control of data from B to A is similar, but uses CEBA, LEBA, and OEBA inputs.

These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCCS030A - MAY 1994 - REVISED OCTOBER 2001

PIN DESCRIPTION

NAME	DESCRIPTION
OEAB	A-to-B output-enable input (active low)
OEBA	B-to-A output-enable input (active low)
CEAB	A-to-B enable input (active low)
CEBA	B-to-A enable input (active low)
LEAB	A-to-B latch-enable input (active low)
LEBA	B-to-A latch-enable input (active low)
Α	A-to-B data inputs or B-to-A 3-state outputs
В	B-to-A data inputs or A-to-B 3-state outputs

ORDERING INFORMATION

TA	PACI	KAGEŤ	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QSOP - Q	Tape and reel	5.3	CY74FCT543CTQCT	FCT543C
	SOIC - SO	Tube	5.3	CY74FCT543CTSOC	FCT543C
	3010 - 30	Tape and reel	5.3	CY74FCT543CTSOCT	FC1543C
	QSOP - Q	Tape and reel	6.5	CY74FCT543ATQCT	FCT543A
–40°C to 85°C	SOIC - SO	Tube	6.5	CY74FCT543ATSOC	FCT543A
		Tape and reel	6.5	CY74FCT543ATSOCT	FC1343A
	QSOP - Q	Tape and reel	8.5	CY74FCT543TQCT	FCT543
	SOIC - SO	Tube	8.5	CY74FCT543TSOC	FCT543
	3010 - 30	Tape and reel	8.5	CY74FCT543TSOCT	FC1543
-55°C to 125°C CDIP – D		Tube	10	CY54FCT543TDMB	
-33 C to 125 C	CDIF - D	Tube	10	CY54FCT543TLMB	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE‡

	INPUTS		LATCH	OUTPUT
CEAB	LEAB	OEAB	А ТО В§	В
Н	Х	Х	Storing	Z
Х	Н	Χ	Storing	X
Х	Χ	Н	X	Z
L	L	L	Transparent	Current A inputs
L	Н	L	Storing	Previous A inputs

H = High logic level, L = Low logic level, X = Don't care,




Z = High-impedance state

[‡] A-to-B data flow shown; B-to-A flow control is the same, except uses CEBA, LEBA, and OEBA.

[§] Before LEAB low-to-high transition

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range to ground potential	0.5 V to 7 V
DC input voltage range	0.5 V to 7 V
DC output voltage range	0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, θ _{JA} (see Note 1): Q package	61°C/W
SO package	46°C/W
Ambient temperature range with power applied, T _A	. −65°C to 135°C
Storage temperature range, T _{stg}	. –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 2)

		CY54FCT543T			CY7	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			-12			-32	mA
lOL	Low-level output current			48			64	mA
TA	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.



NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

SCCS030A - MAY 1994 - REVISED OCTOBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

BARAMETER	TEST COMPLETIONS		CY54FCT54	13T	CY			
PARAMETER	TEST CONDITIONS	М	IN TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
Vers	$V_{CC} = 4.5 \text{ V}, \qquad I_{IN} = -18 \text{ mA}$		-0.7	-1.2				V
VIK	$V_{CC} = 4.75 \text{ V}, \qquad I_{IN} = -18 \text{ mA}$					-0.7	-1.2	V
	$V_{CC} = 4.5 \text{ V}, \qquad I_{OH} = -12 \text{ mA}$		2.4 3.3					
VOH	V _{CC} = 4.75 V				2			V
	$I_{OH} = -15 \text{ mA}$				2.4	3.3		
VOL	$V_{CC} = 4.5 \text{ V}, \qquad I_{OL} = 48 \text{ mA}$		0.3	0.55				V
VOL	$V_{CC} = 4.75 \text{ V}, \qquad I_{OL} = 64 \text{ mA}$					0.3	0.55	V
V_{hys}	All inputs		0.2			0.2		V
η	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = V_{CC}$			5				μΑ
	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} = V_{CC}$						5	μΛ
luu	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = 2.7 \text{ V}$			±1				μА
ΊΗ	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} = 2.7 \text{ V}$						±1	μιτ
IIL	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = 0.5 \text{ V}$			±1				μA
'IL	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} = 0.5 \text{ V}$						±1	μιτ
lozu	V _{CC} = 5.5 V, V _{OUT} = 2.7 V			10				μA
IOZH	V _{CC} = 5.25 V, V _{OUT} = 2.7 V						10	μιτ
lozi	V _{CC} = 5.5 V, V _{OUT} = 0.5 V			-10				μΑ
·OZL	$V_{CC} = 5.25 \text{ V}, \qquad V_{OUT} = 0.5 \text{ V}$						-10	pa .
loe‡	$V_{CC} = 5.5 \text{ V}, \qquad V_{OUT} = 0 \text{ V}$		-60 –120	-225				mA
103	$V_{CC} = 5.25 \text{ V}, \qquad V_{OUT} = 0 \text{ V}$				-60	-120	-225	
l _{off}	$V_{CC} = 0 \text{ V}, \qquad V_{OUT} = 4.5 \text{ V}$			±1			±1	μΑ
Icc	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} \le 0.2 \text{ V}, \qquad V_{IN} \ge V_{OC}$		0.1	0.2				mA
.00	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} \le 0.2 \text{ V}, \qquad V_{IN} \ge V_{IN}$					0.1	0.2	
IOZH IOZL IOS [‡] Ioff ICC	$V_{CC} = 5.5 \text{ V}, V_{IN} = 3.4 \text{ V}$, $f_1 = 0$, Outputs open		0.5	2		_		mA
3.00	$V_{CC} = 5.25 \text{ V}, V_{IN} = 3.4 \text{ V}$, $f_1 = 0$, Outputs open	n				0.5	2	
	V _{CC} = 5.5 V, Outputs open, One input switching at 50% duty cycle,		2.22	0.40				
	$\overline{\text{CEAB}}$ and $\overline{\text{OEAB}}$ = low, $\overline{\text{CEBA}}$ = high,		0.06	0.12				
'CCD¶	$V_{\text{IN}} \le 0.2 \text{ V or } V_{\text{IN}} \ge V_{\text{CC}} - 0.2 \text{ V}$		-					mA/
	V _{CC} = 5.25 V, Outputs open, One input switching at 50% duty cycle,							MHz
	$\overline{\text{CEAB}}$ and $\overline{\text{OEAB}}$ = low, $\overline{\text{CEBA}}$ = high,					0.06	0.12	
	$V_{IN} \le 0.2 \text{ V or } V_{IN} \ge V_{CC} - 0.2 \text{ V}$							

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

[§] Per TTL-driven input (V_{IN} = 3.4 V); all other inputs at V_{CC} or GND

[¶] This parameter is derived for use in total power-supply calculations.

SCCS030A - MAY 1994 - REVISED OCTOBER 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

PARAMETER	_	TEST CONDITIONS					CY			
	1	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT		
	V _{CC} = 5.5 V,	One bit switching at f ₁ = 5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		0.7	1.4				
	f ₀ = 10 MHz, Outputs open,	at 50% duty cycle	V _{IN} = 3.4 V or GND		1.2	3.4				
	CEAB and OEAB = low, CEBA = high, f ₀ = LEAB = 10 MHz	Eight bits switching at f ₁ = 5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$		2.8	5.6				
IC#		at 50% duty cycle	V _{IN} = 3.4 V or GND		5.1	14.6				mA
10"	$V_{CC} = 5.25 \text{ V},$ $f_0 = 10 \text{ MHz},$ $Outputs \text{ open},$ $\overline{CEAB} \text{ and } \overline{OEAB} =$ $low, \overline{CEBA} = \text{high},$ $f_0 = \overline{LEAB} = 10 \text{ MHz}$	One bit switching at f ₁ = 5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					0.7	1.4	IIIA
		at 50% duty cycle	V _{IN} = 3.4 V or GND					1.2	3.4	
		Eight bits switching at f ₁ = 5 MHz	$V_{IN} \le 0.2 \text{ V or}$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$					2.8	5.6	
		at 50% duty cycle	V _{IN} = 3.4 V or GND					5.1	14.6	
C _i					5	10		5	10	pF
Co					9	12		9	12	pF

[†] Typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

 ΔI_{CC} = Power-supply current for a TTL high input ($V_{IN} = 3.4 \text{ V}$)

D_H = Duty cycle for TTL inputs high N_T = Number of TTL inputs at D_H

I_{CCD} = Dynamic current caused by an input transition pair (HLH or LHL)

f₀ = Clock frequency for registered devices, otherwise zero

f₁ = Input signal frequency

N₁ = Number of inputs changing at f₁

All currents are in milliamperes and all frequencies are in megahertz.

Values for these conditions are examples of the ICC formula.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER -		CY54FCT543T		CY74FCT543T		CY74FCT543AT		CY74FCT543CT		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration, LEAB or LEBA	5		5		5		5		ns
t _{su}	Setup time, data before $\overline{LEAB}\ \downarrow\ or\ \overline{LEBA}\ \downarrow$	3		2		2		2		ns
t _h	Hold time, data after LEAB↓ or LEBA↓	2		2		2		2		ns



[#] IC = ICC + Δ ICCDH \overline{N} T + ICCD(f0/2 + f1 \overline{N} 1) = Quiescent current with CMOS input levels

CY54FCT543T, CY74FCT543T 8-BIT LATCHED REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS SCCS030A – MAY 1994 – REVISED OCTOBER 2001


switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY54FC	T543T	CY74FC	T543T	CY74FC1	543AT	CY74FCT	543CT	UNIT	
FARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII	
^t PLH	A or B	B or A	2	10	2.5	8.5	2.5	6.5	2.5	5.3	ns	
^t PHL	AOIB	BOIA	2	10	2.5	8.5	2.5	6.5	2.5	5.3	115	
^t PLH	LEBA or LEAB	A or B	2.5	14	2.5	12.5	2.5	8	2.5	7	ns	
^t PHL	LEBA OF LEAD	AOIB	2.5	14	2.5	12.5	2.5	8	2.5	7	115	
^t PZH	OEBA or OEAB		A or B	2	14	2	12	2	9	2	8	ns
^t PZL		AOIB	2	14	2	12	2	9	2	8	115	
^t PZH	CEBA or CEAB	A or B	2	14	2	12	2	9	2	8	ns	
^t PZL	CEBA OI CEAB	AOIB	2	14	2	12	2	9	2	8	115	
^t PHZ	OEBA or OEAB	A or B	2	13	2	9	2	7.5	2	6.5	ns	
t _{PLZ}	OEBA OF OEAB	AUID	2	13	2	9	2	7.5	2	6.5	115	
^t PHZ	CEBA or CEAB	A or B	2	13	2	9	2	7.5	2	6.5	20	
t _{PLZ}	CEDA UI CEAB	AUID	2	13	2	9	2	7.5	2	6.5	ns	



SCCS030A - MAY 1994 - REVISED OCTOBER 2001

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265