


# CY54FCT543T, CY74FCT543T 8-BIT LATCHED REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCCS030A – MAY 1994 – REVISED OCTOBER 2001

- Function, Pinout, and Drive Compatible With FCT and F Logic
- Reduced  $V_{OH}$  (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- $I_{off}$  Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and Output Logic Levels
- 3-State Outputs
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)
- Separation Controls for Data Flow in Each Direction
- Back-to-Back Latches for Storage
- CY54FCT543T
  - 48-mA Output Sink Current
  - 12-mA Output Source Current
- CY74FCT543T
  - 64-mA Output Sink Current
  - 32-mA Output Source Current

CY54FCT543T . . . D PACKAGE  
CY74FCT543T . . . Q OR SO PACKAGE  
(TOP VIEW)



## description

The 'FCT543T octal latched transceivers contain two sets of eight D-type latches with separate latch-enable ( $\overline{LEAB}$ ,  $\overline{LEBA}$ ) and output-enable ( $\overline{OEAB}$ ,  $\overline{OEBA}$ ) inputs for each set to permit independent control of input and output in either direction of data flow. For data flow from A to B, for example, the A-to-B enable ( $\overline{CEAB}$ ) input must be low in order to enter data from A or to take data from B, as indicated in the function table. With  $\overline{CEAB}$  low, a low signal on the A-to-B latch-enable ( $\overline{LEAB}$ ) input makes the A-to-B latches transparent; a subsequent low-to-high transition of the  $\overline{LEAB}$  signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With  $\overline{CEAB}$  and  $\overline{OEAB}$  low, the 3-state B-output buffers are active and reflect the data present at the output of the A latches. Control of data from B to A is similar, but uses  $\overline{CEBA}$ ,  $\overline{LEBA}$ , and  $\overline{OEBA}$  inputs.

These devices are fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2001, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

# CY54FCT543T, CY74FCT543T

## 8-BIT LATCHED REGISTERED TRANSCEIVERS

### WITH 3-STATE OUTPUTS

SCCS030A – MAY 1994 – REVISED OCTOBER 2001

#### PIN DESCRIPTION

NAME	DESCRIPTION
$\overline{OEAB}$	A-to-B output-enable input (active low)
$\overline{OEBA}$	B-to-A output-enable input (active low)
$\overline{CEAB}$	A-to-B enable input (active low)
$\overline{CEBA}$	B-to-A enable input (active low)
$\overline{LEAB}$	A-to-B latch-enable input (active low)
$\overline{LEBA}$	B-to-A latch-enable input (active low)
A	A-to-B data inputs or B-to-A 3-state outputs
B	B-to-A data inputs or A-to-B 3-state outputs

#### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE†		SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	QSOP – Q	Tape and reel	5.3	CY74FCT543CTQCT	FCT543C
	SOIC – SO	Tube	5.3	CY74FCT543CTSOC	FCT543C
		Tape and reel	5.3	CY74FCT543CTSOCT	
	QSOP – Q	Tape and reel	6.5	CY74FCT543ATQCT	FCT543A
	SOIC – SO	Tube	6.5	CY74FCT543ATSOC	FCT543A
		Tape and reel	6.5	CY74FCT543ATSOCT	
	QSOP – Q	Tape and reel	8.5	CY74FCT543TQCT	FCT543
	SOIC – SO	Tube	8.5	CY74FCT543TSOC	FCT543
		Tape and reel	8.5	CY74FCT543TSOCT	
–55°C to 125°C	CDIP – D	Tube	10	CY54FCT543TDMB	
		Tube	10	CY54FCT543TLMB	

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

#### FUNCTION TABLE‡

INPUTS			LATCH A TO B§	OUTPUT B
$\overline{CEAB}$	$\overline{LEAB}$	$\overline{OEAB}$		
H	X	X	Storing	Z
X	H	X	Storing	X
X	X	H	X	Z
L	L	L	Transparent	Current A inputs
L	H	L	Storing	Previous A inputs

H = High logic level, L = Low logic level, X = Don't care,  
Z = High-impedance state

‡ A-to-B data flow shown; B-to-A flow control is the same, except uses  
 $\overline{CEBA}$ ,  $\overline{LEBA}$ , and  $\overline{OEBA}$ .

§ Before  $\overline{LEAB}$  low-to-high transition

## SCCS030A – MAY 1994 – REVISED OCTOBER 2001

Supply voltage range to ground potential	−0.5 V to 7 V
DC input voltage range	−0.5 V to 7 V
DC output voltage range	−0.5 V to 7 V
DC output current (maximum sink current/pin)	120 mA
Package thermal impedance, $\theta_{JA}$ (see Note 1): Q package	61°C/W
SO package	46°C/W
Ambient temperature range with power applied, $T_A$	−65°C to 135°C
Storage temperature range, $T_{stg}$	−65°C to 150°C

NOTE 1: The package thermal impedance is calculated in accordance with JEDEC 51-7.

		CY54FCT543T			CY74FCT543T			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High-level input voltage	2			2			V
V <sub>IL</sub>	Low-level input voltage			0.8			0.8	V
I <sub>OH</sub>	High-level output current			−12			−32	mA
I <sub>OL</sub>	Low-level output current			48			64	mA
T <sub>A</sub>	Operating free-air temperature	−55		125	−40		85	°C

NOTE 2: All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation.

# CY54FCT543T, CY74FCT543T

## 8-BIT LATCHED REGISTERED TRANSCEIVERS

### WITH 3-STATE OUTPUTS

SCCS030A – MAY 1994 – REVISED OCTOBER 2001

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	CY54FCT543T			CY74FCT543T			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
$V_{IK}$	$V_{CC} = 4.5 \text{ V}$ , $I_{IN} = -18 \text{ mA}$	-0.7	-1.2					V
	$V_{CC} = 4.75 \text{ V}$ , $I_{IN} = -18 \text{ mA}$				-0.7	-1.2		
$V_{OH}$	$V_{CC} = 4.5 \text{ V}$ , $I_{OH} = -12 \text{ mA}$	2.4	3.3					V
	$V_{CC} = 4.75 \text{ V}$ , $I_{OH} = -32 \text{ mA}$				2			
	$V_{CC} = 4.75 \text{ V}$ , $I_{OH} = -15 \text{ mA}$				2.4	3.3		
$V_{OL}$	$V_{CC} = 4.5 \text{ V}$ , $I_{OL} = 48 \text{ mA}$	0.3	0.55					V
	$V_{CC} = 4.75 \text{ V}$ , $I_{OL} = 64 \text{ mA}$				0.3	0.55		
$V_{hys}$	All inputs	0.2			0.2			V
$I_I$	$V_{CC} = 5.5 \text{ V}$ , $V_{IN} = V_{CC}$			5				$\mu\text{A}$
	$V_{CC} = 5.25 \text{ V}$ , $V_{IN} = V_{CC}$						5	
$I_{IH}$	$V_{CC} = 5.5 \text{ V}$ , $V_{IN} = 2.7 \text{ V}$			$\pm 1$				$\mu\text{A}$
	$V_{CC} = 5.25 \text{ V}$ , $V_{IN} = 2.7 \text{ V}$						$\pm 1$	
$I_{IL}$	$V_{CC} = 5.5 \text{ V}$ , $V_{IN} = 0.5 \text{ V}$			$\pm 1$				$\mu\text{A}$
	$V_{CC} = 5.25 \text{ V}$ , $V_{IN} = 0.5 \text{ V}$						$\pm 1$	
$I_{OZH}$	$V_{CC} = 5.5 \text{ V}$ , $V_{OUT} = 2.7 \text{ V}$			10				$\mu\text{A}$
	$V_{CC} = 5.25 \text{ V}$ , $V_{OUT} = 2.7 \text{ V}$						10	
$I_{OZL}$	$V_{CC} = 5.5 \text{ V}$ , $V_{OUT} = 0.5 \text{ V}$			-10				$\mu\text{A}$
	$V_{CC} = 5.25 \text{ V}$ , $V_{OUT} = 0.5 \text{ V}$						-10	
$I_{OS}^\ddagger$	$V_{CC} = 5.5 \text{ V}$ , $V_{OUT} = 0 \text{ V}$	-60	-120	-225				mA
	$V_{CC} = 5.25 \text{ V}$ , $V_{OUT} = 0 \text{ V}$				-60	-120	-225	
$I_{off}$	$V_{CC} = 0 \text{ V}$ , $V_{OUT} = 4.5 \text{ V}$			$\pm 1$			$\pm 1$	$\mu\text{A}$
$I_{CC}$	$V_{CC} = 5.5 \text{ V}$ , $V_{IN} \leq 0.2 \text{ V}$ , $V_{IN} \geq V_{CC} - 0.2 \text{ V}$	0.1	0.2					mA
	$V_{CC} = 5.25 \text{ V}$ , $V_{IN} \leq 0.2 \text{ V}$ , $V_{IN} \geq V_{CC} - 0.2 \text{ V}$				0.1	0.2		
$\Delta I_{CC}$	$V_{CC} = 5.5 \text{ V}$ , $V_{IN} = 3.4 \text{ V}$ , $f_1 = 0$ , Outputs open	0.5	2					mA
	$V_{CC} = 5.25 \text{ V}$ , $V_{IN} = 3.4 \text{ V}$ , $f_1 = 0$ , Outputs open				0.5	2		
$I_{CCD}^\S$	$V_{CC} = 5.5 \text{ V}$ , Outputs open, One input switching at 50% duty cycle, $\overline{CEAB}$ and $\overline{OEAB} = \text{low}$ , $\overline{CEBA} = \text{high}$ , $V_{IN} \leq 0.2 \text{ V}$ or $V_{IN} \geq V_{CC} - 0.2 \text{ V}$	0.06	0.12					mA/ MHz
	$V_{CC} = 5.25 \text{ V}$ , Outputs open, One input switching at 50% duty cycle, $\overline{CEAB}$ and $\overline{OEAB} = \text{low}$ , $\overline{CEBA} = \text{high}$ , $V_{IN} \leq 0.2 \text{ V}$ or $V_{IN} \geq V_{CC} - 0.2 \text{ V}$				0.06	0.12		

† Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests,  $I_{OS}$  tests should be performed last.

§ Per TTL-driven input ( $V_{IN} = 3.4 \text{ V}$ ); all other inputs at  $V_{CC}$  or GND

¶ This parameter is derived for use in total power-supply calculations.

**CY54FCT543T, CY74FCT543T**  
**8-BIT LATCHED REGISTERED TRANSCEIVERS**  
**WITH 3-STATE OUTPUTS**

SCCS030A – MAY 1994 – REVISED OCTOBER 2001

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)**

PARAMETER	TEST CONDITIONS			CY54FCT543T			CY74FCT543T			UNIT
				MIN	TYP†	MAX	MIN	TYP†	MAX	
I <sub>C</sub> <sup>#</sup>	V <sub>CC</sub> = 5.5 V, f <sub>0</sub> = 10 MHz, Outputs open, <u>CEAB</u> and <u>OEAB</u> = low, <u>CEBA</u> = high, f <sub>0</sub> = <u>LEAB</u> = 10 MHz	One bit switching at f <sub>1</sub> = 5 MHz at 50% duty cycle	V <sub>IN</sub> ≤ 0.2 V or V <sub>IN</sub> ≥ V <sub>CC</sub> – 0.2 V	0.7	1.4				mA	
			V <sub>IN</sub> = 3.4 V or GND	1.2	3.4					
		Eight bits switching at f <sub>1</sub> = 5 MHz at 50% duty cycle	V <sub>IN</sub> ≤ 0.2 V or V <sub>IN</sub> ≥ V <sub>CC</sub> – 0.2 V	2.8	5.6					
			V <sub>IN</sub> = 3.4 V or GND	5.1	14.6					
	V <sub>CC</sub> = 5.25 V, f <sub>0</sub> = 10 MHz, Outputs open, <u>CEAB</u> and <u>OEAB</u> = low, <u>CEBA</u> = high, f <sub>0</sub> = <u>LEAB</u> = 10 MHz	One bit switching at f <sub>1</sub> = 5 MHz at 50% duty cycle	V <sub>IN</sub> ≤ 0.2 V or V <sub>IN</sub> ≥ V <sub>CC</sub> – 0.2 V			0.7	1.4			
			V <sub>IN</sub> = 3.4 V or GND			1.2	3.4			
		Eight bits switching at f <sub>1</sub> = 5 MHz at 50% duty cycle	V <sub>IN</sub> ≤ 0.2 V or V <sub>IN</sub> ≥ V <sub>CC</sub> – 0.2 V			2.8	5.6			
			V <sub>IN</sub> = 3.4 V or GND			5.1	14.6			
C <sub>i</sub>				5	10	5	10	pF		
C <sub>o</sub>				9	12	9	12	pF		

† Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

$\# I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD}(f_0/2 + f_1 N_1)$

$I_{CC}$  = Quiescent current with CMOS input levels

$\Delta I_{CC}$  = Power-supply current for a TTL high input ( $V_{IN} = 3.4 \text{ V}$ )

$D_H$  = Duty cycle for TTL inputs high

$N_T$  = Number of TTL inputs at  $D_H$

$I_{CCD}$  = Dynamic current caused by an input transition pair (HLH or LHL)

$f_0$  = Clock frequency for registered devices, otherwise zero

$f_1$  = Input signal frequency

$N_1$  = Number of inputs changing at  $f_1$

All currents are in milliamperes and all frequencies are in megahertz.

|| Values for these conditions are examples of the  $I_{CC}$  formula.

**timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)**

PARAMETER	CY54FCT543T		CY74FCT543T		CY74FCT543AT		CY74FCT543CT		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_w$ Pulse duration, $\overline{LEAB}$ or $\overline{LEBA}$	5		5		5		5		ns
$t_{su}$ Setup time, data before $\overline{LEAB}\downarrow$ or $\overline{LEBA}\downarrow$	3		2		2		2		ns
$t_h$ Hold time, data after $\overline{LEAB}\downarrow$ or $\overline{LEBA}\downarrow$	2		2		2		2		ns

# CY54FCT543T, CY74FCT543T

## 8-BIT LATCHED REGISTERED TRANSCEIVERS

### WITH 3-STATE OUTPUTS

SCCS030A – MAY 1994 – REVISED OCTOBER 2001

switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CY54FCT543T		CY74FCT543T		CY74FCT543AT		CY74FCT543CT		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	B or A	2	10	2.5	8.5	2.5	6.5	2.5	5.3	ns
t <sub>PHL</sub>			2	10	2.5	8.5	2.5	6.5	2.5	5.3	
t <sub>PLH</sub>	$\overline{\text{LEBA}}$ or $\overline{\text{LEAB}}$	A or B	2.5	14	2.5	12.5	2.5	8	2.5	7	ns
t <sub>PHL</sub>			2.5	14	2.5	12.5	2.5	8	2.5	7	
t <sub>PZH</sub>	$\overline{\text{OEBA}}$ or $\overline{\text{OEAB}}$	A or B	2	14	2	12	2	9	2	8	ns
t <sub>PZL</sub>			2	14	2	12	2	9	2	8	
t <sub>PZH</sub>	$\overline{\text{CEBA}}$ or $\overline{\text{CEAB}}$	A or B	2	14	2	12	2	9	2	8	ns
t <sub>PZL</sub>			2	14	2	12	2	9	2	8	
t <sub>PHZ</sub>	$\overline{\text{OEBA}}$ or $\overline{\text{OEAB}}$	A or B	2	13	2	9	2	7.5	2	6.5	ns
t <sub>PLZ</sub>			2	13	2	9	2	7.5	2	6.5	
t <sub>PHZ</sub>	$\overline{\text{CEBA}}$ or $\overline{\text{CEAB}}$	A or B	2	13	2	9	2	7.5	2	6.5	ns
t <sub>PLZ</sub>			2	13	2	9	2	7.5	2	6.5	



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


# CY54FCT543T, CY74FCT543T

## 8-BIT LATCHED REGISTERED TRANSCEIVERS

### WITH 3-STATE OUTPUTS

SCCS030A – MAY 1994 – REVISED OCTOBER 2001

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265