



# **INA103**

# Low Noise, Low Distortion INSTRUMENTATION AMPLIFIER

#### **FEATURES**

● LOW NOISE: 1nV/√Hz

● LOW THD+N: 0.0009% at 1kHz, G = 100

• HIGH GBW: 100MHz at G = 1000

● WIDE SUPPLY RANGE: ±9V to ±25V

● HIGH CMRR: >100dB

BUILT-IN GAIN SETTING RESISTORS:

G = 1, 100

UPGRADES AD625

#### **APPLICATIONS**

- HIGH QUALITY MICROPHONE PREAMPS (REPLACES TRANSFORMERS)
- MOVING-COIL PREAMPLIFIERS
- DIFFERENTIAL RECEIVERS
- AMPLIFICATION OF SIGNALS FROM: Strain Gages (Weigh Scale Applications) Thermocouples Bridge Transducers


### **DESCRIPTION**

The INA103 is a very low noise, low distortion monolithic instrumentation amplifier. Its current-feedback circuitry achieves very wide bandwidth and excellent dynamic response. It is ideal for low-level audio signals such as balanced low-impedance microphones. The INA103 provides near-theoretical limit noise performance for  $200\Omega$  source impedances. Many industrial applications also benefit from its low noise and wide bandwidth.

Unique distortion cancellation circuitry reduces distortion to extremely low levels, even in high gain. Its balanced input, low noise and low distortion provide superior performance compared to transformer-coupled microphone amplifiers used in professional audio equipment.

The INA103's wide supply voltage ( $\pm 9$  to  $\pm 25$ V) and high output current drive allow its use in high-level audio stages as well. A copper lead frame in the plastic DIP assures excellent thermal performance.

The INA103 is available in 16-pin plastic DIP and SOL-16 surface-mount packages. Commercial and Industrial temperature range models are available.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111 Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

# **SPECIFICATIONS**

All specifications at T\_A = +25°C, V\_S =  $\pm 15$ V and R<sub>L</sub> = 2k $\Omega$ , unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
GAIN Range of Gain Gain Equation (1) Gain Error, DC G = 1 G = 100 Equation Gain Temp. Co. G = 1 G = 100 Equation	±10V Output ±10V Output	1	$G = 1 + 6k\Omega/R_{G}$ 0.005 0.07 0.05 10 25 25	1000 0.05 0.25	V/V V/V % % % ppm/°C ppm/°C
Nonlinearity, DC G = 1 $G = 100$	±10V Output		0.0003 0.0006	0.01 0.01	% of FS <sup>(2)</sup> % of FS
OUTPUT $ \begin{tabular}{ll} Voltage, $R_L = 600\Omega$ \\ $R_L = 600\Omega$ \\ Current \\ Short Circuit Current \\ Capacitive Load Stability \\ \end{tabular} $	$T_{A} = T_{MIN} \text{ to } T_{MAX}$ $V_{S} = \pm 25, T_{A} = 25^{\circ}C$ $T_{A} = T_{MIN} \text{ to } T_{MAX}$	±11.5 ±20 ±40	±12 ±21 ±70 10		V V mA mA nF
INPUT OFFSET VOLTAGE Initial Offset RTI <sup>(3)</sup> (KU Grade) vs Temp G = 1 to 1000 G = 1000 vs Supply	$T_{A} = T_{MIN} \text{ to } T_{MAX}$ $T_{A} = T_{MIN} \text{ to } T_{MAX}$ $\pm 9V \text{ to } \pm 25V$		(30 + 1200/G) 1 + 20/G 0.2 + 8/G	(250+ 5000/G) 4 + 60/G	μV μV μV/°C μV/°C μV/V
INPUT BIAS CURRENT Initial Bias Current vs Temp Initial Offset Current vs Temp	$T_A = T_{MIN}$ to $T_{MAX}$ $T_A = T_{MIN}$ to $T_{MAX}$		2.5 15 0.04 0.5	12 1	μΑ nA/°C μΑ nA/°C
INPUT IMPEDANCE Differential Mode Common-Mode			60    2 60    5		MΩ    pF MΩ    pF
INPUT VOLTAGE RANGE Common-Mode Range (4) CMR G = 1 G = 100	DC to 60Hz DC to 60Hz	±11 72 100	±12 86 125		V dB dB
INPUT NOISE Voltage (5) 10Hz 100Hz 1kHz Current, 1kHz	$R_S = 0\Omega$		2 1.2 1 2		nV/√Hz nV/√Hz nV/√Hz pA/√Hz
OUTPUT NOISE Voltage A Weighted, 20Hz-20kHz	1kHz 20Hz-20kHz		65 -100		nV/√Hz dBu
DYNAMIC RESPONSE					
-3dB Bandwidth: G = 1 G = 100 Full Power Bandwidth	Small Signal Small Signal G = 1		6 800		MHz kHz
$V_{OUT} = \pm 10V, R_L = 600\Omega$ Slew Rate THD + Noise Settling Time 0.1%	G = 1 to 500 G = 100, f = 1kHz		240 15 0.0009		kHz V/μs %
G = 1 G = 100 Settling Time 0.01% G = 1	$V_O = 20V$ Step $V_O = 20V$ Step		1.7 1.5 2		μs μs μs
G = 100 Overload Recovery (6)	50% Overdrive		3.5 1		μs μs

NOTES: (1) Gains other than 1 and 100 can be set by adding an external resistor,  $R_G$  between pins 2 and 15. Gain accuracy is a function of  $R_G$ . (2) FS = Full Scale. (3) Adjustable to zero. (4)  $V_O = 0V$ , see Typical Curves for  $V_{CM}$  vs  $V_O$ . (5)  $V_{NOISE\,RTI} = \sqrt{V^2}_{N\,NDIT} + (V_{N\,OITP\,UT}/Gain)^2 + 4KTR_G$ . See Typical Curves. (6) Time required for output to return from saturation to linear operation following the removal of an input overdrive voltage.




# SPECIFICATIONS (CONT)

All specifications at  $T_A$  = +25°C,  $V_S$  = ±15V and  $R_L$  = 2k $\Omega$ , unless otherwise noted.

			INA103KP, KU		
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY					
Rated Voltage			±15		V
Voltage Range		±9		±25	V
Quiescent Current			9	12.5	mA
TEMPERATURE RANGE					
Specification		0		+70	°C
Operation		-40		+85	°C
Storage		-40		+100	°C
Thermal Resistance, $\theta_{\rm JA}$			100		°C/W

#### **PIN CONFIGURATION**



NOTE: (1) Pin 1 Marking-SOL-16 Package

#### PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>	TEMPERATURE RANGE
INA103KP	Plastic DIP	180	0°C to +70°C
INA103KU	SOL-16	211	0°C to +70°C

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

# ELECTROSTATIC DISCHARGE SENSITIVITY

Any integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

#### ABSOLUTE MAXIMUM RATINGS(1)


Power Supply Voltage	±25V
Input Voltage Range, Continuous	±V <sub>S</sub>
Operating Temperature Range:	40°C to +85°C
Storage Temperature Range:	40°C to +85°C
Junction Temperature:	
P, U Package	+125°C
Lead Temperature (soldering, 10s)	+300°C
Output Short Circuit to Common	Continuous


NOTE: (1) Stresses above these ratings may cause permanent damage.


The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.


# **TYPICAL PERFORMANCE CURVES**


At  $T_A = +25$ °C,  $V_S = \pm 15$ V, unless otherwise noted.





















At  $T_A = +25^{\circ}C$ ,  $V_S = \pm 15V$ , unless otherwise noted.



















At  $T_A = +25$ °C,  $V_S = \pm 15$ V, unless otherwise noted.





















At  $T_A = +25$ °C,  $V_S = \pm 15$ V, unless otherwise noted.
















At  $T_A = +25$ °C,  $V_S = \pm 15$ V unless, otherwise noted.





# **APPLICATIONS INFORMATION**

Figure 1 shows the basic connections required for operation. Power supplies should be bypassed with  $1\mu F$  tantalum capacitors near the device pins. The output Sense (pin 11) and output Reference (pin 7) should be low impedance connections. Resistance of a few ohms in series with these connections will degrade the common-mode rejection of the amplifier.

To avoid oscillations, make short, direct connection to the gain set resistor and gain sense connections. Avoid running output signals near these sensitive input nodes.

#### **INPUT CONSIDERATIONS**

Certain source impedances can cause the INA103 to oscillate. This depends on circuit layout and source or cable characteristics connected to the input. An input network consisting of a small inductor and resistor (Figure 2) can greatly reduce the tendancy to oscillate. This is especially

useful if various input sources are connected to the INA103. Although not shown in other figures, this network can be used, if needed, with all applications shown.

#### **GAIN SELECTION**

Gains of 1 or 100V/V can be set without external resistors. For G = 1V/V (unity gain) leave pin 14 open (no connection)—see Figure 4. For G = 100V/V, connect pin 14 to pin 6—see Figure 5.

Gain can also be accurately set with a single external resistor as shown in Figure 1. The two internal feedback resistors are laser-trimmed to  $3k\Omega$  within approximately  $\pm 0.1\%$ . The temperature coefficient of these resistors is approximately  $50\text{ppm/}^{\circ}\text{C}$ . Gain using an external  $R_{_{G}}$  resistor is—

$$G = 1 + \frac{6k\Omega}{R_G}$$






FIGURE 1. Basic Circuit Configuration.

Accuracy and TCR of the external  $R_G$  will also contribute to gain error and temperature drift. These effects can be directly inferred from the gain equation.

Connections available on  $A_1$  and  $A_2$  allow external resistors to be substituted for the internal  $3k\Omega$  feedback resistors. A precision resistor network can be used for very accurate and stable gains. To preserve the low noise of the INA103, the value of external feedback resistors should be kept low. Increasing the feedback resistors to  $20k\Omega$  would increase noise of the INA103 to approximately  $1.5nV/\sqrt{Hz}$ . Due to the current-feedback input circuitry, bandwidth would also be reduced.

#### **NOISE PERFORMANCE**

The INA103 provides very low noise with low source impedance. Its  $1 \text{nV}/\sqrt{\text{Hz}}$  voltage noise delivers near theoretical noise performance with a source impedance of  $200\Omega$ . Relatively high input stage current is used to achieve this low noise. This results in relatively high input high current.

low noise. This results in relatively high input bias current and input current noise. As a result, the INA103 may not provide best noise performance with source impedances greater than  $10k\Omega$ . For source impedance greater than  $10k\Omega$ , consider the INA114 (excellent for precise DC applications), or the INA111 FET-input IA for high speed applications.

#### **OFFSET ADJUSTMENT**

Offset voltage of the INA103 has two components: input stage offset voltage is produced by  $A_1$  and  $A_2$ ; and, output stage offset is produced by  $A_3$ . Both input and output stage offset are laser trimmed and may not need adjustment in many applications.




FIGURE 2. Input Stabilization Network.

Offset voltage can be trimmed with the optional circuit shown in Figure 3. This offset trim circuit primarily adjusts the output stage offset, but also has a small effect on input stage offset. For a 1mV adjustment of the output voltage, the input stage offset is adjusted approximately 1 $\mu$ V. Use this adjustment to null the INA103's offset voltage with zero differential input voltage. Do not use this adjustment to null offset produced by a sensor, or offset produced by subsequent stages, since this will increase temperature drift.

To offset the output voltage without affecting drift, use the circuit shown in Figure 4. The voltage applied to pin 7 is summed at the output. The op amp connected as a buffer provides a low impedance at pin 7 to assure good commonmode rejection.

Figure 5 shows a method to trim offset voltage in AC-coupled applications. A nearly constant and equal input bias current of approximately  $2.5\mu A$  flows into both input terminals. A variable input trim voltage is created by adjusting the balance of the two input bias return resistances through which the input bias currents must flow.




FIGURE 3. Offset Adjustment Circuit.



Figure 6 shows an active control loop that adjusts the output offset voltage to zero. A<sub>2</sub>, R, and C form an integrator that produces an offsetting voltage applied to one input of the INA103. This produces a –6dB/octave low frequency roll-off like the capacitor input coupling in Figure 5.

#### **COMMON-MODE INPUT RANGE**

For proper operation, the combined differential input signal and common-mode input voltage must not cause the input amplifiers to exceed their output swing limits. The linear input range is shown in the typical performance curve "Maximum Common-Mode Voltage vs Output Voltage." For a given total gain, the input common-mode range can be increased by reducing the input stage gain and increasing the output stage gain with the circuit shown in Figure 7.

#### **OUTPUT SENSE**

An output sense terminal allows greater gain accuracy in driving the load. By connecting the sense connection at the load, I•R voltage loss to the load is included inside the feedback loop. Current drive can be increased by connecting a current booster inside the feedback loop as shown in Figure 11.




FIGURE 4. Output Offsetting.




FIGURE 5. Input Offset Adjustment for AC-Coupled Inputs.




FIGURE 6. Automatic DC Restoration.






FIGURE 7. Gain Adjustment of Output Stage.




FIGURE 8. Use of External Resistors for Gain Set.





FIGURE 9. INA103 Overload Condition Performance.



 $FIGURE\,10.\,Optional\,Circuit\,for\,Externally\,Trimming\,CMR.$ 




FIGURE 11. Increasing Output Circuit Drive.




FIGURE 12. Microphone Preamplifier with Provision for Phantom Power Microphones.




FIGURE 13. Instrumentation Amplifier with Shield Driver.




FIGURE 14. Gain-of-100 INA103 with FET Buffers.





5-Aug-2016

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
INA103KP	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	INA103KP	Samples
INA103KPG4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	INA103KP	Samples
INA103KU	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR		INA103KU	Samples
INA103KU/1K	ACTIVE	SOIC	DW	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR		INA103KU	Samples
INA103KU/1KE4	ACTIVE	SOIC	DW	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR		INA103KU	Samples
INA103KUG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR		INA103KU	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



### **PACKAGE OPTION ADDENDUM**

5-Aug-2016

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 26-Jan-2013

#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA103KU/1K	SOIC	DW	16	1000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 


www.ti.com 26-Jan-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA103KU/1K	SOIC	DW	16	1000	367.0	367.0	38.0

SMALL OUTLINE INTEGRATED CIRCUIT




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040000-2/H





SOIC



#### NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC




#### NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.