











LDC2112, LDC2114

SNOSD15B - DECEMBER 2016-REVISED APRIL 2017

LDC2112, LDC2114 Inductive Touch Solution for Low-Power HMI Button Applications

1 Features

Low Power Consumption:

One Button: 6 µA at 0.625 SPS

- Two Buttons: 72 μA at 20 SPS

Configurable Button Scan Rates:

0.625 SPS to 80 SPS

Force Level Measurement of Touch Buttons

Independent Channel Operation:

Two Channels for LDC2112

- Four Channels for LDC2114

Integrated Algorithms to Enable:

Adjustable Force Threshold per Button

Environmental Shift Compensation

Simultaneous Button Press Detection

Supports Independent Operation without MCU

Robust EMI Performance:

 Allows for CISPR 22 and CISPR 24 Compliance

Operating Voltage Range: 1.8 V ± 5%

Temperature Range: –40 °C to +85 °C

· Interface:

I²C

- Dedicated Logic Output per Channel

2 Applications

Touch Buttons and Force Level Measurements on Different Materials, Including Metal, Plastic, and Glass for:

- Consumer Electronics:
 - Smartphones
 - Smart Watches and Other Wearable Devices
 - Smart Speakers
 - Tablets/PCs
 - Virtual Reality Headsets
 - Sound Bars
- Industrial Applications:
 - Televisions
 - Handheld Devices
 - Home Appliances
 - HMI Panels and Keypads

3 Description

Inductive sensing technology enables touch button design for human machine interface (HMI) on a wide variety of materials such as metal, glass, plastic, and wood, by measuring small deflections of conductive targets. The sensor for an inductive touch system is a coil that can be implemented on a small PCB located behind the panel and protected from the environment. Inductive sensing solution is insensitive to humidity or non-conductive contaminants such as oil and dirt. It is able to automatically correct for any deformation in the conductive targets.

The LDC2112/LDC2114 is a multi-channel low-noise inductance to digital converter with integrated algorithms to implement inductive touch applications. The device employs an innovative LC resonator that offers high rejection of noise and interference. The LDC2112/LDC2114 can reliably detect material deflections of less than 200 nm.

The LDC2112/LDC2114 includes an ultra-low power mode intended for power on/off buttons in battery powered applications.


The LDC2112/LDC2114 is available in a 16-pin DSBGA or TSSOP package. The 0.4 mm pitch DSBGA package has a very small 1.6 \times 1.6 mm nominal body size with a maximum height of 0.4 mm. The 0.65 mm pitch TSSOP package has a 5.0×4.4 mm nominal body size with a maximum height of 1.2 mm.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LDC2112/LDC2114	DSBGA (16)	1.6 mm × 1.6 mm
LDC2112/LDC2114	TSSOP (16)	5.0 mm × 4.4 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



Copyright © 2016, Texas Instruments Incorporated



Table of Contents


1	Features	1	7.5 Register Maps	15
2	Applications	1 8	Application and Implementation	28
3	Description		8.1 Application Information	28
4	Revision History		8.2 Typical Application	38
5	Pin Configuration and Functions	^	Power Supply Recommendations	40
6	Specifications	40	Layout	40
	6.1 Absolute Maximum Ratings		10.1 Layout Guidelines	40
	6.2 ESD Ratings		10.2 Layout Example	40
	6.3 Recommended Operating Conditions		10.3 DSBGA Light Sensitivity	41
	6.4 Thermal Information	4.4	Device and Documentation Support	42
	6.5 Electrical Characteristics		11.1 Documentation Support	42
	6.6 Digital Interface	7	11.2 Related Links	42
	6.7 I ² C Interface		11.3 Receiving Notification of Documentation Updates	42
	6.8 Typical Characteristics		11.4 Community Resources	42
7	Detailed Description		11.5 Trademarks	42
-	7.1 Overview		11.6 Electrostatic Discharge Caution	42
	7.2 Functional Block Diagram		11.7 Export Control Notice	42
	7.3 Feature Description 1		11.8 Glossary	43
	7.4 Device Functional Modes	40	Mechanical, Packaging, and Orderable Information	43


4 Revision History

Changes from Revision A (January 2017) to Revision B	Page
Changed unit of Data set-up time from µs to ns (typo)	
Changed Multi-Channel and Single-Channel Operation	
Added LDC2112 to Register EN – Address 0x0C Table	
Changes from Original (December 2016) to Revision A	Page
Changed Advance Information to Production Data Release	



5 Pin Configuration and Functions






Pin Functions - LDC2112

	PIN		I/O ⁽¹⁾	DESCRIPTION		
NAME	DSBGA NO.	TSSOP NO.	1/0(1)	DESCRIPTION		
VDD	C1	4	Р	Power supply		
GND	D1	2	G	Ground ⁽²⁾		
GND	A4	10	G	Glound		
INTB	B2	5	0	Interrupt output Polarity can be configured in Register 0x11.		
LPWRB	C2	3	I	Normal / Low Power Mode select Set LPWRB to $V_{\rm DD}$ for Normal Power Mode or ground for Low Power Mode.		
СОМ	D2	1	А	Common return current path for all LC resonator sensors A capacitor should be connected from this pin to GND. Refer to Setting COM Pin Capacitor.		
IN0	A3	9	Α	Channel 0 LC sensor input		
IN1	A2	8	А	Channel 1 LC sensor input		
OUT0	D4	15	0	Channel 0 logic output Polarity can be configured in Register 0x1C.		
OUT1	C4	13	0	Channel 1 logic output Polarity can be configured in Register 0x1C.		
ADDR	В3	11	I	I^2C address When ADDR = Ground, I^2C address = 0x2A. When ADDR = V_{DD} , I^2C address = 0x2B.		
SCL	D3	16	I	I ² C clock		
SDA	C3	14	I/O	I ² C data		
	A1	7				
NC	B1	6	_	No connect Leave them floating.		
	B4	12		Louro moning.		


⁽¹⁾ I = Input, O = Output, P=Power, G=Ground, A=Analog

⁽²⁾ Both pins should be connected to the system ground on the PCB.





LDC2114



Pin Functions - LDC2114

	PIN		I/O ⁽¹⁾	DESCRIPTION		
NAME	DSBGA NO.	TSSOP NO.	1/0	DESCRIPTION		
VDD	C1	4	Р	Power supply		
GND	D1	2	G	Ground ⁽²⁾		
GND	A4	10	G	Ground		
INTB	B2	5	0	Interrupt output Polarity can be configured in Register 0x11.		
LPWRB	C2	3	1	Normal / Low Power Mode select Set LPWRB to V _{DD} for Normal Power Mode or ground for Low Power Mode.		
СОМ	D2	1	А	Common return current path for all LC resonator sensors A capacitor should be connected from this pin to GND. Refer to Setting COM Pin Capacitor.		
IN0	А3	9	А	Channel 0 LC sensor input		
IN1	A2	8	Α	Channel 1 LC sensor input		
IN2	A1	7	Α	Channel 2 LC sensor input		
IN3	B1	6	Α	Channel 3 LC sensor input		
OUT0	D4	15	0	Channel 0 logic output Polarity can be configured in Register 0x1C.		
OUT1	C4	13	0	Channel 1 logic output Polarity can be configured in Register 0x1C.		
OUT2	B4	12	0	Channel 2 logic output Polarity can be configured in Register 0x1C.		
OUT3	В3	11	0	Channel 3 logic output Polarity can be configured in Register 0x1C.		
SCL	D3	16	I	I ² C clock		
SDA	C3	14	I/O	I^2C data I^2C address = 0x2A.		

- (1) I = Input, O = Output, P=Power, G=Ground, A=Analog
- (2) Both pins should be connected to the system ground on the PCB.



6 Specifications

6.1 Absolute Maximum Ratings

Over operating temperature range unless otherwise noted. (1)

		MIN	MAX	UNIT
V_{DD}	Supply voltage		2.2	V
V	Voltage on SCL, SDA	-0.3	3.6	V
VI	Voltage on any other pin	-0.3	2.2 ⁽²⁾	V
TJ	Junction temperature	-40	85	°C
T _{STG}	Storage temperature	-65	125	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
	Flacture et et in	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±250	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating temperature range unless otherwise noted.

		MIN	NOM	MAX	UNIT
V_{DD}	Supply voltage	1.71		1.89	V
T_J	Junction temperature	-40		85	°C

6.4 Thermal Information

		LDC2112	2/LDC2114	
	THERMAL METRIC ⁽¹⁾	DSBGA	TSSOP	UNIT
		16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	81.8	105.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	0.4	40.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	18.2	50.2	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.3	3.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	18	49.6	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ Maximum voltage across any two pins (not including SCL or SDA) is V_{DD} + 0.3 V.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

Over operating temperature range unless otherwise noted. V_{DD} = 1.8 V, T_J = 25 °C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER						
V_{DD}	Supply voltage		1.71	1.8	1.89	V
I _{DDNP}	Normal power mode supply current (4 channels) (1)(2)(3)	4 channels, 40 SPS per channel, 1 ms sampling window per channel, LPWRB = V _{DD}		0.49		mA
I _{DDNP}	Normal power mode supply current (2 channels) ⁽¹⁾⁽²⁾	2 channels, 40 SPS per channel, 1 ms sampling window per channel, LPWRB = V _{DD}		0.26		mA
I _{DDLP}	Low power mode supply current ⁽¹⁾⁽²⁾	1 channel, 1.25 SPS per channel, 1 ms sampling window per channel, LPWRB = Ground		9		μΑ
I _{DDSB}	Standby supply current	No button active (EN = 0x00)		5	7	μΑ
SENSOR					'	
I _{SENSOR, MAX}	Sensor maximum current drive	Registers SENSOR n _CONFIG: RP n = 0 (4)		2.5		mA
R _{P, MIN}	Sensor minimum parallel resonant impedance			350		Ω
R _{P, MAX}	Sensor maximum parallel resonant impedance			10		kΩ
f _{SENSOR}	Sensor resonant frequency		1		30	MHz
Q _{SENSOR, MIN}	Sensor minimum quality factor			5		
Q _{SENSOR, MAX}	Sensor maximum quality factor			30		
V _{SENSOR, PP}	Sensor oscillation peak-to-peak voltage	Measured on the $INn^{(4)}$ pins with reference to COM.		0.9		V
C _{IN}	Sensor input pin capacitance			17		pF
CONVERTER						
SR _{NP, MIN}	Minimum normal power mode scan rate (5)	LPWRB = V _{DD}	7	10	13	SPS
SR _{NP, MAX}	Maximum normal power mode scan rate ⁽⁵⁾	LPWRB = V _{DD}	56	80	104	SPS
SR _{LP, MIN}	Minimum low power mode scan rate ⁽⁵⁾	LPWRB = Ground	0.438	0.625	0.813	SPS
SR _{LP, MAX}	Maximum low power mode scan rate ⁽⁵⁾	LPWRB = Ground	3.5	5	6.5	SPS
Resolution	Data code width			12		Bits

Submit Documentation Feedback

Copyright © 2016–2017, Texas Instruments Incorporated

Sensor configuration: L_{SENSOR} = 0.85 μ H, C_{SENSOR} = 58 pF, Q_{SENSOR} = 11, R_P = 0.7 k Ω . I²C communication and pull-up resistors current is not included. Four-channel supply current is applicable to LDC2114 only. The italic n is the channel index, i.e., n = 0 or 1 for LDC2112; n = 0, 1, 2, or 3 for LDC2114. For typical distribution of the scan rates, refer to Figure 9.



6.6 Digital Interface

Over operating temperature range unless otherwise noted. V_{DD} = 1.8 V, T_J = 25 °C. Pins: LPWRB, INTB, OUT0, OUT1, OUT2, OUT3, and ADDR.

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
VOLTAG	E LEVELS				
V_{IH}	Input high voltage		$0.8 \times V_{DD}$		V
V_{IL}	Input low voltage			$0.2 \times V_{DD}$	V
V_{OH}	Output high voltage	I _{SOURCE} = 400 μA	$0.8 \times V_{DD}$		V
V_{OL}	Output low voltage	$I_{SINK} = 400 \mu A$		$0.2 \times V_{DD}$	V
IL	Digital input leakage current		-500	500	nA

6.7 I²C Interface

			MIN	TYP MAX	UNIT
VOLTAGE	LEVELS				
V _{IH}	Input high voltage		$0.7 \times V_{DD}$		V
V _{IL}	Input low voltage			$0.3 \times V_{DD}$	V
V _{OL}	Output low voltage	3 mA sink current		$0.2 \times V_{DD}$	V
HYS	Hysteresis ⁽¹⁾		0.05 × V _{DD}		V
I ² C TIMINO	G CHARACTERISTICS				
f _{SCL}	Clock frequency			400	kHz
t _{LOW}	Clock low time		1.3		μs
t _{HIGH}	Clock high time		0.6		μs
t _{HD;STA}	Hold time repeated START condition	After this period, the first clock pulse is generated.	0.6		μs
t _{SU;STA}	Set-up time for a repeated START condition		0.6		μs
t _{HD;DAT}	Data hold time		0		μs
t _{SU;DAT}	Data set-up time		100		ns
t _{SU;STO}	Set-up time for STOP condition		0.6		μs
t _{BUF}	Bus free time between a STOP and START condition		1.3		μs
t _{VD;DAT}	Data valid time			0.9	μs
t _{VD;ACK}	Data valid acknowledge time		_	0.9	μs
t _{SP}	Pulse width of spikes that must be suppressed by the input filter ⁽¹⁾			50	ns

(1) This parameter is specified by design and/or characterization and is not tested in production.





Figure 1. I²C Timing Diagram



6.8 Typical Characteristics

Over recommended operating conditions unless specified otherwise. V_{DD} = 1.8 V, T_{J} = 25 °C.

One channel enabled with a button sampling window of 1 ms unless specified otherwise.




Submit Documentation Feedback

Copyright © 2016–2017, Texas Instruments Incorporated



Typical Characteristics (continued)

One channel enabled with a button sampling window of 1 ms unless specified otherwise.






Figure 9. Scan Rate Distribution at 30 °C



7 Detailed Description


7.1 Overview

The LDC2112/LDC2114 is a multi-channel, low-noise, high-resolution inductance to digital converter (LDC) optimized for inductive touch applications. Button presses form micro-deflections in the conductive targets which cause frequency shifts in the resonant sensors. The LDC2112/LDC2114 can measure such frequency shifts and determine when button presses have occurred. With adjustable sensitivity per input channel, the LDC2112/LDC2114 can reliably operate with a wide range of physical button structures and materials. The high resolution measurement enables the implementation of force level buttons. The LDC2112/LDC2114 incorporates customizable post-processing algorithms for enhanced robustness.

The LDC2112/LDC2114 can operate in an ultra-low power mode for optimal battery life, or can be toggled into a higher scan rate for more responsive button press detection for game play or other low latency applications. The LDC2112/LDC2114 is operational from -40 °C to +85 °C with a 1.8 V \pm 5% power supply voltage.

The LDC2112/LDC2114 is configured through 400 kHz I²C. Button presses can be reported through the I²C interface or with configurable polarity dedicated push-pull outputs. Besides the LC resonant sensors, the only external components necessary for operation are supply bypassing capacitors and a COM pin capacitor to ground.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

Figure 10. Block Diagram of LDC2112

)



Functional Block Diagram (continued)




Figure 11. Block Diagram of LDC2114

7.3 Feature Description

7.3.1 Multi-Channel and Single-Channel Operation

The LDC2112 provides two independent sensing channels; the LDC2114 provides four independent sensing channels. In the following sections, some parameters, such as DATAn and SENSORn_CONFIG, contain a channel index n. In those instances, n = 0 or 1 for LDC2112, and n = 0, 1, 2, or 3 for LDC2114.

The LDC2112's two available channels are always enabled in Normal Power Mode. The LDC2112 sequentially samples both channels at the configured scan rate. Either channel can be independently enabled in Low Power Mode by setting the LPENn (n = 0 or 1) bit fields in Register EN (Address 0x0C).

Any of the LDC2114's four available channels can be independently enabled by setting the ENn and LPENn (n =0, 1, 2, or 3) bit fields in Register EN (Address 0x0C). The low-power-enable bit LPENn only takes effect if the corresponding ENn bit is also set. If only one channel is set active, the LDC2114 periodically samples the single active channel at the configured scan rate. When several channels are set active, the LDC2114 operates in multi-channel mode, and it sequentially samples the active channels at the configured scan rate. Each channel of the LDC2114 can be independently enabled in Low Power Mode and Normal Power Mode.

7.3.2 Button Output Interfaces

Copyright © 2016-2017, Texas Instruments Incorporated

Button events may be reported by using two methods. The first method is to monitor the OUTn pins (n = 0, 1, 2,or 3), which are push-pull outputs and can be used as interrupts to a micro-controller. The polarities of these pins are programmable through Register OPOL DPOL (Address 0x1C). Any button press or error condition is also reported by the push-pull interrupt pin, INTB. Its polarity is configurable through Register INTPOL (Address 0x11). Any assertion of INTB is cleared upon reading Register STATUS (Address 0x00). Each push-pull output must be assigned to a dedicated general-purpose input pin on the micro-controller to avoid potential current fights.

The second method is by use of the LDC2112/LDC2114's I²C interface. The Register OUT (Address 0x01) contains the fields OUT0, OUT1, OUT2, and OUT3, which indicate when a button press has been detected. For more advanced button press measurements, the output DATAn registers (n = 0, 1, 2, or 3, Addresses 0x02through 0x09), which are 12-bit two's complements, can be retrieved for all active buttons, and processed on a micro-controller. A valid button push is represented by a positive value. The polarity is configurable in Register OPOL DPOL (Address 0x1C). The DATAn values can be used to implement multi-level buttons, where the data value is correlated to the amount of force applied to the button.



7.3.3 Programmable Button Sensitivity

The GAIN*n* registers (Addresses *0x0E*, *0x10*, *0x12*, and *0x14*) enable sensitivity enhancement of individual buttons to ensure consistent behavior of different mechanical structures. The sensitivity has a 64-level gain factor for a normalized gain between 1 and 232. Each gain step increases the gain by an average of 9%.

The gain required for an application is primarily determined by the mechanical rigidity of each individual button. The individual gain steps are listed in the *Gain Table*.

7.3.4 Baseline Tracking

The LDC2112/LDC2114 incorporates a baseline tracking algorithm to automatically compensate for any slow change in the sensor output caused by environmental variations, such as temperature drift. The baseline tracking is configured independently for Normal Power Mode and Low Power Mode. For more information, refer to *Tracking Baseline*.

7.3.5 Integrated Button Algorithms

The LDC2112/LDC2114 features several algorithms that can mitigate false button detections due to mechanical non-idealities. The algorithms look for correlated button responses, for example, similar or opposite responses between two neighboring buttons, to determine if there is any undesirable mechanical crosstalk. For more information, refer to *Mitigating False Button Detections*.

7.3.6 I²C Interface

The LDC2112/LDC2114 features an I^2C Interface that can be used to program the internal registers and read channel data. Before reading the OUT (Address 0x01) or channel DATAn (n = 0, 1, 2 or 3, Addresses 0x02 through 0x05) registers, the user should always read *Register STATUS* (*Address 0x00*) first to lock the data. The LDC2112/LDC2114 supports burst mode with auto-incrementing register addresses.

For the write sequence, there is a special handshake process that has to take place to ensure data integrity. The sequence of register write is illustrated as follows:

- Set CONFIG_MODE (Register RESET, Address 0x0A) bit = 1 to start the register write session
- Poll for RDY_TO_WRITE (Register STATUS, Address 0x00) bit = 1
- I²C write to configure registers
- Set CONFIG_MODE (Register RESET, Address 0x0A) bit = 0 to terminate the register write session

After CONFIG_MODE is de-asserted, the new scan cycle will start in less than 1 ms. The waveform of the above process is shown in Figure 12.




Figure 12. Timing Diagram Representing the States of the CONFIG_MODE and RDY_TO_WRITE Bits for an I²C Write Handshake

7.3.6.1 Selectable I²C Address (LDC2112 Only)

The LDC2112 provides an I^2C address select pin, ADDR. Connecting this pin to ground will set the LDC2112 I^2C address to 0x2A. Connecting ADDR to V_{DD} will set the LDC2112 I^2C address to 0x2B.

The LDC2114 has a fixed I²C address of 0x2A.

2 Submit Documentation Feedback

Copyright © 2016–2017, Texas Instruments Incorporated



7.3.6.2 PC Interface Specifications

The maximum speed of the I²C interface is 400 kHz. This sequence uses the standard I²C 7-bit slave address followed by an 8-bit pointer to set the register address. For both write and read, the address pointer will autoincrement as long as the master acknowledges.




Figure 13. I²C Sequence of Writing a Single Register




Figure 14. I²C Sequence of Writing Consecutive Registers

Copyright © 2016–2017, Texas Instruments Incorporated

Submit Documentation Feedback






Figure 15. I²C Sequence of Reading a Single Register




Figure 16. I²C Sequence of Reading Consecutive Registers

Submit Documentation Feedback



7.3.6.3 PC Bus Control

The LDC2112/LDC2114 cannot drive the I²C clock (SCL), i.e. it does not support clock stretching. In the unlikely event where the SCL is stuck LOW, power cycle any device that is holding the SCL to activate its internal Power-On Reset (POR) circuit. If the LDC is connected to the same power supply as that device, there will be about 66 ms set-up time before the LDC becomes active again. For more information, refer to *Defining Power-On Timing*. If the data line (SDA) is stuck LOW, the I²C master should send nine clock pulses. The device that is holding the bus LOW should release it sometime within those nine clocks. If not, then power cycle to clear the bus.

The LDC2112/LDC2114 has built-in monitors to check that the device is currently working. In the unlikely event of a device fault, the device state will be reset internally, and all the registers will be reset with default settings. For system robustness, it is recommended to check the value of a modified register periodically to monitor the device status and reload the register settings if needed.

7.4 Device Functional Modes

The LDC2112/LDC2114 supports two power modes of operation, a Normal Power Mode for active sampling at 10, 20, 40, or 80 SPS, and a Low Power Mode for reduced current consumption at 0.625, 1.25, 2.5, or 5 SPS. Refer to *Configuring Button Scan Rate* for details.

7.4.1 Normal Power Mode

When the LPWRB input pin is set to V_{DD} , all enabled channels operate in Normal Power Mode. Each channel can be enabled independently through *Register EN (Address 0x0C)*. For the electrical specification of Normal Power Mode Scan Rate, refer to *Electrical Characteristics*.

7.4.2 Low Power Mode

When the LPWRB input pin is set to Ground, only the low-power-enabled channels are active. Each channel can be enabled independently to operate in Low Power Mode through *Register EN (Address 0x0C)*. For a channel to operate in the Low Power Mode, both the LPEN*n* and EN*n* bits (*n* is the channel index) must be set to 1. The Low Power Mode allows for energy-saving monitoring of button activity. In this mode, the device is in an inactive power-saving state for the majority of the time. Lower scan rates correspond to lower current consumption. In addition, the individual button sampling window should be set to the lowest effective setting (this is system dependent, but typically 0.8 to 1 ms). For the electrical specification of the configurable Low Power Mode Scan Rate, refer to *Electrical Characteristics*.

If a channel is operational in both Low Power Mode and Normal Power Mode, it is recommended to toggle the LPWRB pin only after the button associated with that channel is released.

7.4.3 Configuration Mode

Before configuring any register settings, the device must be put into the configuration mode first. Setting CONFIG_MODE = 1 through *Register RESET (Address 0x0A)* stops data conversion and holds the device in configuration mode. Any device configuration changes can then be made. The current consumption in this mode is typically 0.3 mA. After all changes have been written, set CONFIG_MODE = 0 for normal operation. Refer to *PC Interface* for more information.

7.5 Register Maps

Registers indicated with Reserved must be written only with indicated values. Improper device operation may occur otherwise.

Table 1. Register List

ADDRESS	NAME	DEFAULT VALUE	DESCRIPTION
0x00	STATUS	0x00	Device status
0x01	OUT	0x00	Channel output logic states
0x02	DATA0_LSB	0x00	The lower 8 bits of the Button 0 data (Two's complement)
0x03	DATA0_MSB	0x00	The upper 4 bits of the Button 0 data (Two's complement)
0x04	DATA1_LSB	0x00	The lower 8 bits of the Button 1 data (Two's complement)



Register Maps (continued)

Table 1. Register List (continued)

		able I. Kegistei Lis	, (••••••••••••••••••••••••••••••••••••
ADDRESS	NAME	DEFAULT VALUE	DESCRIPTION
0x05	DATA1_MSB	0x00	The upper 4 bits of the Button 1 data (Two's complement)
0x06	DATA2_LSB	0x00	The lower 8 bits of the Button 2 data (Two's complement)
0x07	DATA2_MSB	0x00	The upper 4 bits of the Button 2 data (Two's complement)
0x08	DATA3_LSB	0x00	The lower 8 bits of the Button 3 data (Two's complement)
0x09	DATA3_MSB	0x00	The upper 4 bits of the Button 3 data (Two's complement)
0x0A	RESET	0x00	Reset device and register configurations
0x0B	RESERVED	0x00	Reserved. Set to 0x00
0x0C	EN	0x10 (LDC2112) 0x1F (LDC2114)	Enable channels and low power modes
0x0D	NP_SCAN_RATE	0x01	Normal Power Mode scan rate
0x0E	GAIN0	0x28	Gain for Channel 0 sensitivity adjustment
0x0F	LP_SCAN_RATE	0x02	Low Power Mode scan rate
0x10	GAIN1	0x28	Gain for Channel 1 sensitivity adjustment
0x11	INTPOL	0x01	Interrupt polarity
0x12	GAIN2	0x28	Gain for Channel 2 sensitivity adjustment
0x13	LP BASE INC	0x05	Low power base increment
0x14	GAIN3	0x28	Gain for Channel 3 sensitivity adjustment
0x15	NP_BASE_INC	0x03	Normal power base increment
0x16	BTPAUSE_MAXWIN	0x00	Baseline tracking pause and Max-win
0x17	LC_DIVIDER	0x03	LC oscillation frequency divider
0x18	HYST	0x08	Hysteresis for threshold
0x19	TWIST	0x00	Anti-twist
0x1A	COMMON_DEFORM	0x00	Anti-common and anti-deformation
0x1B	RESERVED	0x00	Reserved. Set to 0x00
0x1C	OPOL_DPOL	0x0F	Output polarity
0x1D	RESERVED	0x00	Reserved. Set to 0x00
0x1E	CNTSC	0x55	Counter scale
0x1F	RESERVED	0x00	Reserved. Set to 0x00
0x20	SENSOR0_CONFIG	0x04	Sensor 0 cycle count, frequency, R _P range
0x21	RESERVED	0x00	Reserved. Set to 0x00
0x21	SENSOR1 CONFIG	0x04	Sensor 1 cycle count, frequency, R _P range
0x23	RESERVED	0x00	Reserved. Set to 0x00
0x24	SENSOR2_CONFIG	0x04	
0x25	FTF0	0x02	Sensor 2 cycle count, frequency, R _P range Sensor 0 fast tracking factor
0x26		0x02	
0x26 0x27	SENSOR3_CONFIG RESERVED	0x04 0x00	Sensor 3 cycle count, frequency, R _P range Reserved. Set to 0x00
0x28	FTF1_2	0x50	Sensors 1 and 2 fast tracking factors
0x29	RESERVED	0x00	Reserved. Set to 0x00
0x2A	RESERVED	0x00	Reserved. Set to 0x00
0x2B	FTF3	0x01	Sensor 3 fast tracking factor
0xFC	MANUFACTURER_ID_LSB	0x49	Manufacturer ID lower byte
0xFD 0xFE	MANUFACTURER_ID_MSB DEVICE_ID_LSB	0x54 0x01 (LDC2112)	Manufacturer ID upper byte Device ID lower byte
		0x00 (LDC2114)	·
0xFF	DEVICE_ID_MSB	0x20	Device ID upper byte

Submit Documentation Feedback

Copyright © 2016–2017, Texas Instruments Incorporated



7.5.1 Individual Register Listings

Fields indicated with 'Reserved' must be written only with indicated values. Improper device operation may occur otherwise. The R/W column indicates the Read-Write status of the corresponding field. An 'R/W' entry indicates read and write capability, an 'R' indicates read-only, and a 'W' indicates write-only.

Before reading the OUT (Address 0x01) or channel DATAn registers (n = 0, 1, 2, or 3, Addresses 0x02 through 0x09), the user should always read the STATUS register (Address 0x00) first to lock the data. The LDC2112/LDC2114 supports burst mode with auto-incrementing register addresses.

Table 2. Register STATUS - Address 0x00

BIT	FIELD	TYPE	RESET	DESCRIPTION
7	OUT_STATUS	R	0	Output Status Logic OR of output bits from Register OUT (Address 0x01). This field is cleared by reading this register.
6	CHIP_READY	R	1	Chip Ready Status b0: Chip not ready after internal reset. b1: Chip ready after internal reset.
5	RDY_TO_WRITE	R	0	Ready to Write Indicates if registers are ready to be written. See f ² C Interface for more information. b0: Registers not ready. b1: Registers ready.
4	MAXOUT	R	0	Maximum Output Code Indicates if any channel output data reaches the maximum value (+0x7FF or -0x800). Cleared by a read of the status register. b0: No maximum output code. b1: Maximum output code.
3	FSM_WD	R	0	Finite-State Machine Watchdog Error Reports an error has occurred and conversions have been halted. Cleared by a read of the status register. b0: No error in finite-state machine. b1: Error in finite-state machine.
2	LC_WD	R	0	LC Sensor Watchdog Error Reports an error when any LC oscillator fails to start. Cleared by a read of the status register. b0: No error in LC oscillator initialization. b1: Error in LC oscillator initialization.
1	TIMEOUT	R	0	Button Timeout Reports when any button is asserted for more than 50 seconds. Cleared by a read of the status register. b0: no timeout error. b1: timeout error.
0	REGISTER_FLAG	R	0	Register Integrity Flag Reports if any register's value has an unexpected change. Cleared by a read of the status register. b0: No unexpected register change. b1: Unexpected register change.

Table 3. Register OUT - Address 0x01

BIT	FIELD	TYPE	RESET	DESCRIPTION
7:4	RESERVED	R	0000	Reserved. Set to b0000.
3	OUT3	R	0	Output Logic State for Channel 3 (LDC2114 Only) b0: No button press detected on Channel 3. b1: Button press detected on Channel 3.
2	OUT2	R	0	Output Logic State for Channel 2 (LDC2114 Only) b0: No button press detected on Channel 2. b1: Button press detected on Channel 2.
1	OUT1	R	0	Output Logic State for Channel 1 b0: No button press detected on Channel 1. b1: Button press detected on Channel 1.
0	OUT0	R	0	Output Logic State for Channel 0 b0: No button press detected on Channel 0. b1: Button press detected on Channel 0.



Table 4. Register DATA0_LSB - Address 0x02

	BIT	FIELD	TYPE	RESET	DESCRIPTION
ſ	7:0	DATA0[7:0]	R	0000 0000	The lower 8 bits of Channel 0 data (Two's complement).

Table 5. Register DATA0_MSB - Address 0x03

BIT	FIELD	TYPE	RESET	DESCRIPTION
7:4	RESERVED	R	0000	Reserved.
3:0	DATA0[11:8]	R	0000	The upper 4 bits of Channel 0 data (Two's complement).

Table 6. Register DATA1_LSB - Address 0x04

BIT	FIELD	TYPE	RESET	DESCRIPTION
7:0	DATA1[7:0]	R	0000 0000	The lower 8 bits of Channel 1 data (Two's complement).

Table 7. Register DATA1_MSB - Address 0x05

BIT	FIELD	TYPE	RESET	DESCRIPTION
7:4	RESERVED	R	0000	Reserved.
3:0	DATA1[11:8]	R	0000	The upper 4 bits of Channel 1 data (Two's complement).

Table 8. Register DATA2_LSB - Address 0x06

BIT	FIELD	TYPE	RESET	DESCRIPTION
7:0	DATA2[7:0]	R	0000 0000	The lower 8 bits of Channel 2 data (Two's complement). (LDC2114 Only)

Table 9. Register DATA2_MSB - Address 0x07

BIT	FIELD	TYPE	RESET	DESCRIPTION
7:4	RESERVED	R	0000	Reserved.
3:0	DATA2[11:8]	R	0000	The upper 4 bits of Channel 2 data (Two's complement). (LDC2114 Only)

Table 10. Register DATA3_LSB - Address 0x08

BIT	FIELD	TYPE	RESET	DESCRIPTION
7:0	DATA3[7:0]	R	0000 0000	The lower 8 bits of Channel 3 data (Two's complement). (LDC2114 Only)

Table 11. Register DATA3_MSB - Address 0x09

BIT	FIELD	TYPE	RESET	DESCRIPTION
7:4	RESERVED	R	0000	Reserved.
3:0	DATA3[11:8]	R	0000	The upper 4 bits of Channel 3 data (Two's complement). (LDC2114 Only)

Table 12. Register RESET - Address 0x0A

BIT	FIELD	TYPE	RESET	DESCRIPTION
7:5	RESERVED	R/W	000	Reserved. Set to b000.
4	FULL_RESET	R/W	0	Device Reset b0: Normal operation. b1: Resets the device and register configurations. All registers will be returned to default values. Normal operation will not resume until STATUS:CHIP_READY = 1.
3:1	RESERVED	R/W	000	Reserved. Set to b000.
0	CONFIG_MODE	R/W	0	Configuration Mode b0: Normal operation. b1: Holds the device in configuration mode (no data conversion), but maintains current register configurations. Any device configuration changes should be made with this bit set to 1. After all configuration changes have been written, set this bit to 0 for normal operation.



Table 13. Register EN - Address 0x0C

BIT	FIELD	TYPE	RESET	DESCRIPTION
	1			
7	LPEN3	R/W	0	Channel 3 Low-Power-Enable (LDC2114 Only) b0: Disable Channel 3 in Low Power Mode. b1: Enable Channel 3 in Low Power Mode. EN3 must also be set to 1.
6	LPEN2	R/W	0	Channel 2 Low-Power-Enable (LDC2114 Only) b0: Disable Channel 2 in Low Power Mode. b1: Enable Channel 2 in Low Power Mode. EN2 must also be set to 1.
5	LPEN1	R/W	0	Channel 1 Low-Power-Enable b0: Disable Channel 1 in Low Power Mode. b1: Enable Channel 1 in Low Power Mode. EN1 must also be set to 1.
4	LPEN0	R/W	1	Channel 0 Low-Power-Enable b0: Disable Channel 0 in Low Power Mode. b1: Enable Channel 0 in Low Power Mode. EN0 must also be set to 1.
3	EN3 (LDC2114)	R/W	1	Channel 3 Enable (LDC2114 Only) b0: Disable Channel 3. b1: Enable Channel 3.
	RESERVED (LDC2112)	R	0	Reserved. Set to b0. (LDC2112 Only)
2	EN2 (LDC2114)	R/W	1	Channel 2 Enable (LDC2114 Only) b0: Disable Channel 2. b1: Enable Channel 2.
	RESERVED (LDC2112)	R	0	Reserved. Set to b0. (LDC2112 Only)
1	EN1 (LDC2114)	R/W	1	Channel 1 Enable (LDC2114 Only) b0: Disable Channel 1. b1: Enable Channel 1.
	RESERVED (LDC2112)	R	0	Reserved. Set to b0. (LDC2112 Only) For LDC2112, Channel 1 is always enabled.
0	EN0 (LDC2114)	R/W	1	Channel 0 Enable (LDC2114 Only) b0: Disable Channel 0. b1: Enable Channel 0.
	RESERVED (LDC2112)	R	0	Reserved. Set to b0. (LDC2112 Only) For LDC2112, Channel 0 is always enabled.

Table 14. Register NP_SCAN_RATE - Address 0x0D

BIT	FIELD	TYPE	RESET	DESCRIPTION
7:2	RESERVED	R/W	b00 0000	Reserved. Set to b00 0000.
1:0	NPSR	R/W	01	Normal Power Mode Scan Rate Refer to Configuring Button Scan Rate for more information. b00: 80 SPS b01: 40 SPS (Default) b10: 20 SPS b11: 10 SPS

Table 15. Register GAIN0 - Address 0x0E

BIT	FIELD	TYPE	RESET	DESCRIPTION
7:6	RESERVED	R/W	00	Reserved. Set to b00.
5:0	GAIN0	R/W	b10 1000	Gain for Channel 0 Refer to the Gain Table for detailed configuration.

Table 16. Register LP_SCAN_RATE - Address 0x0F

BIT	FIELD	TYPE	RESET	DESCRIPTION
7:2	RESERVED	R/W	b00 0000	Reserved. Set to b00 0000.
1:0	LPSR	R/W	10	Low Power Mode Scan Rate Refer to Configuring Button Scan Rate for more information. b00: 5 SPS b01: 2.5 SPS b10: 1.25 SPS (Default) b11: 0.625 SPS



Table 17. Register GAIN1 - Address 0x10

BIT	FIELD	TYPE	RESET	DESCRIPTION
7:6	RESERVED	R/W	00	Reserved. Set to b00.
5:0	GAIN1	R/W	b10 1000	Gain for Channel 1 Refer to the Gain Table for detailed configuration.

Table 18. Register INTPOL - Address 0x11

BIT	FIELD	TYPE	RESET	DESCRIPTION
7:3	RESERVED	R/W	b0 0000	Reserved. Set to b0 0000.
2	INTPOL	R/W		Interrupt Polarity b0: Set INTB pin polarity to active low. b1: Set INTB pin polarity to active high.
1:0	RESERVED	R/W	01	Reserved. Set to b01.

Table 19. Register GAIN2 - Address 0x12

BIT	FIELD	TYPE	RESET	DESCRIPTION
7:6	RESERVED	R/W	00	Reserved. Set to b00.
5:0	GAIN2	R/W	b10 1000	Gain for Channel 2 (LDC2114 Only) Refer to the Gain Table for detailed configuration.

Table 20. Register LP_BASE_INC - Address 0x13

BIT	FIELD	TYPE	RESET	DESCRIPTION
7:3	RESERVED	R/W	b0 0000	Reserved. Set to b0 0000.
2:0	LPBI	R/W	b101	Baseline Tracking Increment in Low Power Mode Refer to <i>Tracking Baseline</i> for more information. Valid values: [b000:b111]. b101: LPBI = 5 (Default)

Table 21. Register GAIN3 - Address 0x14

BIT	FIELD	TYPE	RESET	DESCRIPTION
7:6	RESERVED	R/W	00	Reserved. Set to b00.
5:0	GAIN3	R/W	b10 1000	Gain for Channel 3 (LDC2114 Only) Refer to the Gain Table for detailed configuration.

Table 22. Register NP_BASE_INC - Address 0x15

BIT	FIELD	TYPE	RESET	DESCRIPTION
7:3	RESERVED	R/W	b0 0000	Reserved. Set to b0 0000.
2:0	NPBI	R/W	b011	Baseline Tracking Increment in Normal Power Mode Refer to <i>Tracking Baseline</i> for more information. Valid values: [b000:b111]. b011: NPBI = 3 (Default)

Table 23. Register BTPAUSE_MAXWIN - Address 0x16

BIT	FIELD	TYPE	RESET	DESCRIPTION
7	BTPAUSE3	R/W	0	Baseline Tracking Pause for Channel 3 (LDC2114 Only) Pauses baseline tracking for Channel 3 when OUT3 is asserted. Refer to <i>Tracking Baseline</i> for more information. b0: Normal baseline tracking for Channel 3 regardless of OUT3 status. (Default) b1: Pauses baseline tracking for Channel 3 when OUT3 is asserted.
6	BTPAUSE2	R/W	0	Baseline Tracking Pause for Channel 2 (LDC2114 Only) Pauses baseline tracking for Channel 2 when OUT2 is asserted. Refer to <i>Tracking Baseline</i> for more information. b0: Normal baseline tracking for Channel 2 regardless of OUT2 status. (Default) b1: Pauses baseline tracking for Channel 2 when OUT2 is asserted.



Table 23. Register BTPAUSE_MAXWIN - Address 0x16 (continued)

BIT	FIELD	TYPE	RESET	DESCRIPTION
5	BTPAUSE1	R/W	0	Baseline Tracking Pause for Channel 1 Pauses baseline tracking for Channel 1 when OUT1 is asserted. Refer to <i>Tracking Baseline</i> for more information. b0: Normal baseline tracking for Channel 1 regardless of OUT1 status. (Default) b1: Pauses baseline tracking for Channel 1 when OUT1 is asserted.
4	BTPAUSE0	R/W	0	Baseline Tracking Pause for Channel 0 Pauses baseline tracking for Channel 0 when OUT0 is asserted. Refer to <i>Tracking Baseline</i> for more information. b0: Normal baseline tracking for Channel 0 regardless of OUT0 status. (Default) b1: Pauses baseline tracking for Channel 0 when OUT0 is asserted.
3	MAXWIN3	R/W	0	Max-Win Algorithm Setting for Channel 3 (LDC2114 Only) Refer to Resolving Simultaneous Button Presses (Max-Win) for more information. b0: Exclude Channel 3 from the max-win group. (Default) b1: Include Channel 3 in the max-win group.
2	MAXWIN2	R/W	0	Max-Win Algorithm Setting for Channel 2 (LDC2114 Only) Refer to Resolving Simultaneous Button Presses (Max-Win) for more information. b0: Exclude Channel 2 from the max-win group. (Default) b1: Include Channel 2 in the max-win group.
1	MAXWIN1	R/W	0	Max-Win Algorithm Setting for Channel 1 Refer to Resolving Simultaneous Button Presses (Max-Win) for more information. b0: Exclude Channel 1 from the max-win group. (Default) b1: Include Channel 1 in the max-win group.
0	MAXWIN0	R/W	0	Max-Win Algorithm Setting for Channel 0 Refer to Resolving Simultaneous Button Presses (Max-Win) for more information. b0: Exclude Channel 0 from the max-win group. (Default) b1: Include Channel 0 in the max-win group.

Table 24. Register LC_DIVIDER - Address 0x17

BIT	FIELD	TYPE	RESET	DESCRIPTION
7:3	RESERVED	R/W	b0 0000	Reserved. Set to b0 0000.
2:0	LCDIV	R/W	b011	LC Oscillation Frequency Divider The frequency divider sets the button sampling window in conjunction with SENCYCn. Valid values: [b000:b111]. Refer to Programming Button Sampling Window for more information. b011: LCDIV = 3 (Default)

Table 25. Register HYST – Address 0x18

BIT	FIELD	TYPE	RESET	DESCRIPTION
7:4	RESERVED	R/W	b0000	Reserved. Set to b0000.
3:0	HYST	R/W	b1000	Hysteresis Defines the hysteresis for button triggering threshold. Valid values: [b0000:b1111]. Hysteresis = HYST x 4 b1000: HYST = 8, Hysteresis = 32 (Default) Refer to Setting Button Triggering Threshold for more information.



Table 26. Register TWIST - Address 0x19

BIT	FIELD	TYPE	RESET	DESCRIPTION
7:3	RESERVED	R/W	b0 0000	Reserved. Set to b0 0000.
2:0	ANTITWIST	R/W	ь000	Anti-Twist When set to 0, the anti-twist algorithm is not enabled. When greater than 0, all buttons are enabled for the anti-twist algorithm. The validation of all buttons is void if any button's DATA is negative by a threshold. Anti-twist Threshold = ANTITWIST × 4. Refer to Overcoming Case Twisting (Anti-Twist) for more information.

Table 27. Register COMMON_DEFORM - Address 0x1A

BIT	FIELD	TYPE	RESET	DESCRIPTION
7	ANTICOM3	R/W	0	Anti-Common Algorithm Setting for Channel 3 (LDC2114 Only) Refer to Eliminating Common-Mode Change (Anti-Common) for more information. b0: Exclude Channel 3 from the anti-common group. (Default) b1: Include Channel 3 in the anti-common group.
6	ANTICOM2	R/W	0	Anti-Common Algorithm Setting for Channel 2 (LDC2114 Only) Refer to Eliminating Common-Mode Change (Anti-Common) for more information. b0: Exclude Channel 2 from the anti-common group. (Default) b1: Include Channel 2 in the anti-common group.
5	ANTICOM1	R/W	0	Anti-Common Algorithm Setting for Channel 1 Refer to Eliminating Common-Mode Change (Anti-Common) for more information. b0: Exclude Channel 1 from the anti-common group. (Default) b1: Include Channel 1 in the anti-common group.
4	ANTICOMO	R/W	0	Anti-Common Algorithm Setting for Channel 0 Refer to Eliminating Common-Mode Change (Anti-Common) for more information. b0: Exclude Channel 0 from the anti-common group. (Default) b1: Include Channel 0 in the anti-common group.
3	ANTIDFORM3	R/W	0	Anti-Deform Algorithm Setting for Channel 3 (LDC2114 Only) Refer to <i>Mitigating Metal Deformation (Anti-Deform)</i> for more information. b0: Exclude Channel 3 from the anti-deform group. (Default) b1: Include Channel 3 in the anti-deform group.
2	ANTIDFORM2	R/W	0	Anti-Deform Algorithm Setting for Channel 2 (LDC2114 Only) Refer to <i>Mitigating Metal Deformation (Anti-Deform)</i> for more information. b0: Exclude Channel 2 from the anti-deform group. (Default) b1: Include Channel 2 in the anti-deform group.
1	ANTIDFORM1	R/W	0	Anti-Deform Algorithm Setting for Channel 1 Refer to Mitigating Metal Deformation (Anti-Deform) for more information. b0: Exclude Channel 1 from the anti-deform group. (Default) b1: Include Channel 1 in the anti-deform group.
0	ANTIDFORM0	R/W	0	Anti-Deform Algorithm Setting for Channel 0 Refer to Mitigating Metal Deformation (Anti-Deform) for more information. b0: Exclude Channel 0 from the anti-deform group. (Default) b1: Include Channel 0 in the anti-deform group.

Table 28. Register OPOL_DPOL - Address 0x1C

BIT	FIELD	TYPE	RESET	DESCRIPTION
7	OPOL3	R/W	0	Output Polarity for OUT3 Pin (LDC2114 Only) b0: Active low (Default) b1: Active high
6	OPOL2	R/W	0	Output Polarity for OUT2 Pin (LDC2114 Only) b0: Active low (Default) b1: Active high



Table 28. Register OPOL_DPOL - Address 0x1C (continued)

BIT	FIELD	TYPE	RESET	DESCRIPTION
5	OPOL1	R/W	0	Output Polarity for OUT1 Pin b0: Active low (Default) b1: Active high
4	OPOL0	R/W	0	Output Polarity for OUT0 Pin b0: Active low (Default) b1: Active high
3	DPOL3	R/W	1	Data Polarity for Channel 3 (LDC2114 Only) b0: DATA3 decreases as f _{SENSOR3} increases. b1: DATA3 increases as f _{SENSOR3} increases. (Default)
2	DPOL2	R/W	1	Data Polarity for Channel 2 (LDC2114 Only) b0: DATA2 decreases as f _{SENSOR2} increases. b1: DATA2 increases as f _{SENSOR2} increases. (Default)
1	DPOL1	R/W	1	Data Polarity for Channel 1 b0: DATA1 decreases as f _{SENSOR1} increases. b1: DATA1 increases as f _{SENSOR1} increases. (Default)
0	DPOL0	R/W	1	Data Polarity for Channel 0 b0: DATA0 decreases as f_{SENSOR0} increases. b1: DATA0 increases as f_{SENSOR0} increases. (Default)

Table 29. Register CNTSC – Address 0x1E⁽¹⁾

BIT	FIELD	TYPE	RESET	DESCRIPTION
7:6	CNTSC3	R/W	01	Counter Scale for Channel 3 (LDC2114 Only) Refer to Scaling Frequency Counter Output for more information. b00: CNTSC3 = 0 b01: CNTSC3 = 1 (Default) b10: CNTSC3 = 2 b11: CNTSC3 = 3
5:4	CNTSC2	R/W	01	Counter Scale for Channel 2 (LDC2114 Only) Refer to Scaling Frequency Counter Output for more information. b00: CNTSC2 = 0 b01: CNTSC2 = 1 (Default) b10: CNTSC2 = 2 b11: CNTSC2 = 3
3:2	CNTSC1	R/W	01	Counter Scale for Channel 1 Refer to Scaling Frequency Counter Output for more information. b00: CNTSC1 = 0 b01: CNTSC1 = 1 (Default) b10: CNTSC1 = 2 b11: CNTSC1 = 3
1:0	CNTSC0	R/W	01	Counter Scale for Channel 0 Refer to Scaling Frequency Counter Output for more information. b00: CNTSC0 = 0 b01: CNTSC0 = 1 (Default) b10: CNTSC0 = 2 b11: CNTSC0 = 3

⁽¹⁾ The Counter Scale sets a scaling factor for the internal frequency counter to avoid data overflow. The formula for calculating counter scale is CNTSCn = LCDIV + ceiling(log₂ (0.0861×(SENCYCn+1)/f_{SENSORn})), n = 0, 1, 2, or 3, where LCDIV and SENCYCn are the exponential and linear scalers that set the number of sensor oscillation cycles, f_{SENSORn} is the sensor frequency in MHz.

Table 30. Register SENSOR0_CONFIG - Address 0x20

		_		
BIT	FIELD	TYPE	RESET	DESCRIPTION
7	RP0	R/W	0	Channel 0 Sensor R _P Range Select Set based on the actual sensor R _P physical parameter. R _P = $1/R_S \times L/C$ where R _S is the AC series resistance in the LC resonator, L is the inductance, and C is the capacitance. Refer to Designing Sensor Parameters for more information. b0: $350\Omega \le R_P \le 4k\Omega$ (Default) b1: $800\Omega \le R_P \le 10k\Omega$



Table 30. Register SENSOR0_CONFIG - Address 0x20 (continued)

BIT	FIELD	TYPE	RESET	DESCRIPTION
6:5	FREQ0	R/W	00	Channel 0 Sensor Frequency Range Select Refer to Designing Sensor Parameters for more information. b00: 1 MHz to 3.3 MHz (Default) b01: 3.3 MHz to 10 MHz b10: 10 MHz to 30 MHz b11: Reserved
4:0	SENCYC0	R/W	ьо 0100	Channel 0 Sensor Cycle Count SENCYC0 sets the Channel 0 button sampling window in conjunction with LCDIV. Refer to <i>Programming Button Sampling Window</i> for more information.

Table 31. Register SENSOR1_CONFIG - Address 0x22

BIT	FIELD	TYPE	RESET	DESCRIPTION
7	RP1	R/W	0	Channel 1 Sensor R_P Range Select Set based on the actual sensor R_P physical parameter. $R_P = 1/R_S \times L/C$ where R_S is the AC series resistance in the LC resonator, L is the inductance, and C is the capacitance. Refer to Designing Sensor Parameters for more information. b0: $350 \Omega \le R_P \le 4 k\Omega$ (Default) b1: $800 \Omega \le R_P \le 10 k\Omega$
6:5	FREQ1	R/W	00	Channel 1 Sensor Frequency Range Select Refer to Designing Sensor Parameters for more information. b00: 1 MHz to 3.3 MHz (Default) b01: 3.3 MHz to 10 MHz b10: 10 MHz to 30 MHz b11: Reserved
4:0	SENCYC1	R/W	b0 0100	Channel 1 Sensor Cycle Count SENCYC1 sets the Channel 1 button sampling window in conjunction with LCDIV. Refer to Programming Button Sampling Window for more information.

Table 32. Register SENSOR2_CONFIG - Address 0x24

BIT	FIELD	TYPE	RESET	DESCRIPTION
7	RP2	R/W	0	Channel 2 Sensor R _P Range Select (LDC2114 Only) Set based on the actual sensor R _P physical parameter. R _P = $1/R_S \times L/C$ where R _S is the AC series resistance in the LC resonator, L is the inductance, and C is the capacitance. Refer to Designing Sensor Parameters for more information. b0: $350 \Omega \le R_P \le 4 k\Omega$ (Default) b1: $800 \Omega \le R_P \le 10 k\Omega$
6:5	FREQ2	R/W	00	Channel 2 Sensor Frequency Range Select (LDC2114 Only) Refer to Designing Sensor Parameters for more information. b00: 1 MHz to 3.3 MHz (Default) b01: 3.3 MHz to 10 MHz b10: 10 MHz to 30 MHz b11: Reserved
4:0	SENCYC2	R/W	ь0 0100	Channel 2 Sensor Cycle Count (LDC2114 Only) SENCYC2 sets the Channel 2 button sampling window in conjunction with LCDIV. Refer to <i>Programming Button Sampling Window</i> for more information.

Product Folder Links: LDC2112 LDC2114

24



Table 33. Register FTF0 - Address 0x25

BIT	FIELD	TYPE	RESET	DESCRIPTION
7:3	RESERVED	R/W	b0 0000	Reserved. Set to b0 0000.
2:1	FTF0	R/W	01	Fast Tracking Factor for Channel 0 Defines baseline tracking speed for negative values of DATA0. Refer to <i>Tracking Baseline</i> for more information. b00: FTF0 = 0 b01: FTF0 = 1 (Default) b10: FTF0 = 2 b11: FTF0 = 3
0	RESERVED	R/W	0	Reserved. Set to b0.

Table 34. Register SENSOR3_CONFIG - Address 0x26

BIT	FIELD	TYPE	RESET	DESCRIPTION	
7	RP3	R/W	0	Channel 3 Sensor R_P Range Select (LDC2114 Only) Set based on the actual sensor R_P physical parameter. $R_P = 1/R_S \times L/C$ where R_S is the AC series resistance in the LC resonator, L is the inductance, and C is the capacitance. Refer to <i>Designing Sensor Parameters</i> for more information. b0: $350 \Omega \le R_P \le 4 k\Omega$ (Default) b1: $800 \Omega \le R_P \le 10 k\Omega$	
6:5	FREQ3	R/W	00	Channel 3 Sensor Frequency Range Select (LDC2114 Only) Refer to Designing Sensor Parameters for more information. b00: 1 MHz to 3.3 MHz (Default) b01: 3.3 MHz to 10 MHz b10: 10 MHz to 30 MHz b11: Reserved	
4:0	SENCYC3	R/W	b0 0100	Channel 3 Sensor Cycle Count (LDC2114 Only) SENCYC3 sets the Channel 3 button sampling window in conjunction with LCDIV. Refer to <i>Programming Button Sampling Window</i> for more information.	

Table 35. Register FTF1_2 - Address 0x28

			J	
BIT	FIELD	TYPE	RESET	DESCRIPTION
7:6	FTF2	R/W	01	Fast Tracking Factor for Channel 2 (LDC2114 Only) Defines baseline tracking speed for negative values of DATA2. Refer to <i>Tracking Baseline</i> for more information. b00: FTF2 = 0 b01: FTF2 = 1 (Default) b10: FTF2 = 2 b11: FTF2 = 3
5:4	FTF1	R/W	01	Fast Tracking Factor for Channel 1 Defines baseline tracking speed for negative values of DATA1. Refer to <i>Tracking Baseline</i> for more information. b00: FTF1 = 0 b01: FTF1 = 1 (Default) b10: FTF1 = 2 b11: FTF1 = 3
3:0	RESERVED	R/W	b0000	Reserved. Set to b0000.

Table 36. Register FTF3 - Address 0x2B

BIT	FIELD	TYPE	RESET	DESCRIPTION
7:2	RESERVED	R/W	b00 0000	Reserved. Set to b00 0000.
1:0	FTF3	R/W	01	Fast Tracking Factor for Channel 3 (LDC2114 Only) Defines baseline tracking speed for negative values of DATA3. Refer to <i>Tracking Baseline</i> for more information. b00: FTF3 = 0 b01: FTF3 = 1 (Default) b10: FTF3 = 2 b11: FTF3 = 3



Table 37. Register MANUFACTURER_ID_LSB - Address 0xFC

BIT	FIELD	TYPE	RESET	DESCRIPTION
7:0	MANUFACTURER_ID [7:0]	R	0x49	Manufacturer ID [7:0]

Table 38. Register MANUFACTURER_ID_MSB - Address 0xFD

BIT	FIELD	TYPE	RESET	DESCRIPTION
7:0	MANUFACTURER_ID [15:8]	R	0x54	Manufacturer ID [15:8]

Table 39. Register DEVICE_ID_LSB - Address 0xFE

BIT	FIELD	TYPE	RESET	DESCRIPTION
7:0	DEVICE_ID [7:0]	R	0x01 (LDC2112)	Device ID [7:0]
			0x00 (LDC2114)	

Table 40. Register DEVICE_ID_MSB - Address 0xFF

BIT	FIELD	TYPE	RESET	DESCRIPTION
7:0	DEVICE_ID [15:8]	R	0x20	Device ID [15:8]

Submit Documentation Feedback

Copyright © 2016–2017, Texas Instruments Incorporated



7.5.1.1 Gain Table for Registers GAIN0, GAIN1, GAIN2, and GAIN3

Table 41. GAINn Bit Values in Decimal and Corresponding Normalized Gain Factors

BIT VALUE IN DECIMAL	NORMALIZED GAIN FACTOR	BIT VALUE IN DECIMAL	NORMALIZED GAIN FACTOR
0	1.0	32	16
1	1.0625	33	17
2	1.1875	34	19
3	1.3125	35	21
4	1.4375	36	23
5	1.5625	37	25
6	1.6875	38	27
7	1.8125	39	29
8	2.0	40	32
9	2.125	41	34
10	2.375	42	38
11	2.625	43	42
12	2.875	44	46
13	3.125	45	50
14	3.375	46	54
15	3.625	47	58
16	4.0	48	64
17	4.25	49	68
18	4.75	50	76
19	5.25	51	84
20	5.75	52	92
21	6.25	53	100
22	6.75	54	108
23	7.25	55	116
24	8.0	56	128
25	8.5	57	136
26	9.5	58	152
27	10.5	59	168
28	11.5	60	184
29	12.5	61	200
30	13.5	62	216
31	14.5	63	232



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LDC2112/LDC2114 supports multiple buttons. Each button can be configured in various ways for optimal operation.

8.1.1 Theory of Operation

An AC current flowing through an inductor will generate an AC magnetic field. If a conductive material, such as a metal object, is in close proximity to the inductor, the magnetic field will induce circulating eddy currents on the surface of the conductor. The eddy currents are a function of the distance, size, and composition of the conductor. If the conductor is deflected toward the inductor as shown in Figure 17, more eddy currents will be generated.




Figure 17. Metal Deflection

The eddy currents create their own magnetic field, which opposes the original field generated by the inductor. This effect reduces the effective inductance of the system, resulting in an increase in sensor frequency. Figure 18 shows the inductance and frequency response of an example sensor with a diameter of 14 mm. As the sensitivity of an inductive sensor increases with closer targets, the conductive plate should be placed quite close to the sensor—typically 10% of the sensor diameter for circular coils. For rectangular or race-track-shaped coils, the target to sensor distance should typically be less than 10% of the shorter side of the coil.

Submit Documentation Feedback



Application Information (continued)




Figure 18. Sensor Inductance and Frequency vs Target Distance. Sensor Diameter = 14 mm

The output DATA*n* registers (Addresses 0x02 through 0x09) of the LDC2112/LDC2114 contain the processed values of the changes in sensor frequencies.

8.1.2 Designing Sensor Parameters

Each inductive touch button uses an LC resonator sensor, as illustrated in Figure 19, where L is the inductor, C is the capacitor, and R_S is the AC series resistance of the sensor at the frequency of operation. The key parameters of the LC sensor include frequency, effective parallel resistance R_P , and quality factor Q. These parameters must be within the ranges as specified in the Sensor section of the *Electrical Characteristics* table. Note that the effective R_P and Q changes when the conductive target is in place.




Figure 19. LC Resonator

The LC sensor frequency, as defined by the equation below, must be between 1 MHz and 30 MHz.

$$f_{\text{SENSOR}} = \frac{1}{2\pi\sqrt{\text{LC}}} \tag{1}$$

The sensor quality factor, as defined by the equation below, must be between 5 and 30.

$$Q_{SENSOR} = \frac{1}{R_S} \sqrt{\frac{L}{C}}$$
 (2)

The series resistance can be represented as an equivalent parallel resistance, R_P, which is given by

$$R_{p} = \frac{L}{R_{S}C} \tag{3}$$

Application Information (continued)




Figure 20. Equivalent Parallel Circuit

 R_P can be viewed as the load on the sensor driver. This load corresponds to the current drive needed to maintain the oscillation amplitude. R_P must be between 350 Ω and 10 $k\Omega$.

In summary, the LDC2112/LDC2114 requires that the sensor parameters are within the following ranges when the conductive target is present:

- 1 MHz $\leq f_{SENSOR} \leq$ 30 MHz
- 5 ≤ Q ≤ 30
- $350 \Omega \leq R_P \leq 10 k\Omega$

8.1.3 Setting COM Pin Capacitor

The COM pin requires a bypass capacitor to ground. The capacitor should be a low ESL, low ESR type. C_{COM} must be sized so that the following relationship is valid for all channels.

$$100 \times C_{SENSOR_n} / Q_{SENSOR_n} < C_{COM} < 1250 \times C_{SENSOR_n} / Q_{SENSOR_n}$$
(4)

The value of $Q_{SENSORn}$ when the sensor is at the minimum target distance should be used. The maximum acceptable value for C_{COM} is 20 nF. The C_{COM} range for a particular sensor configuration can be obtained with the Spiral_Inductor_Designer tab of the *LDC Calculations Tool*.

8.1.4 Defining Power-On Timing

The low power architecture of the LDC2112/LDC2114 makes it possible for the device to be active all the time. When not being used, the LDC2112/LDC2114 can operate in Low Power Mode with a single standby power button, which typically consumes less than 10 μ A. If additional power-saving is desired, or in the rare event where a power-on reset becomes necessary (see *PC Interface*), the output data will become ready after 50 ms startup time, about 1 ms optional register loading time, and two sampling windows for all active channels. The power-on timing of the LDC2112/LDC2114 is illustrated in Figure 21 below.




Figure 21. Power-On Timing

Submit Documentation Feedback

Copyright © 2016–2017, Texas Instruments Incorporated



Application Information (continued)

8.1.5 Configuring Button Scan Rate

The LDC2112/LDC2114 periodically samples all active channels at the selected scan rate. The device can operate at eight different scan rates to meet various power consumption requirements, where a lower scan rate achieves lower power consumption. In Normal Power Mode, the scan rate can be programmed to 80, 40, 20, or 10 SPS through *Register NP_SCAN_RATE* (Address 0x0D). In Low Power Mode, the scan rate can be programmed to 5, 2.5, 1.25, or 0.625 SPS through *Register LP_SCAN_RATE* (Address 0x0F). The mode is selected by setting the LPWRB pin to VDD (Normal Power) or ground (Low Power). In either mode, each button can be independently enabled through a bit in *Register EN* (Address 0x0C). For typical distribution of the scan rates, refer to Figure 9.

SCAN RATE (SPS)	LPSR (0x0F) SETTING	NPSR (0x0D) SETTING	LPWRB PIN SETTING
0.625	b11	Not Applicable	Ground
1.25	b10	Not Applicable	Ground
2.5	b01	Not Applicable	Ground
5	b00	Not Applicable	Ground
10	Not Applicable	b11	V_{DD}
20	Not Applicable	b10	V_{DD}
40	Not Applicable	b01	V_{DD}
80	Not Applicable	b00	V_{DD}

Table 42. Button Scan Rates

8.1.6 Programming Button Sampling Window

The button sampling window is the actual duration per scan cycle for active data sampling of the sensor frequency. It is programmed with the exponential parameter, LCDIV, in *Register LC_DIVIDER (Address 0x17)*, and the individual linear sensor cycle counter SENCYCn (n = 0, 1, 2, or 3) in Registers SENSORn_CONFIG (n = 0, 1, 2, or 3, Addresses 0x20, 0x22, 0x24, 0x26). For most touch button applications, the button sampling window should be set to between 1 ms and 8 ms. The recommended minimum sensor conversion time is 1 ms. Longer conversion time can be used to achieve better signal-to-noise ratio if needed. If multiple channels are enabled, the active channels will sample sequentially, as illustrated in Figure 22.




Figure 22. Configurable Scan Rate and Button Sampling Window

The LDC2112/LDC2114 is designed to work with LC resonator sensors with oscillation frequencies ranging from 1 MHz to 30 MHz. The exact definition of the button sampling window is given by the equation below.

Copyright © 2016–2017, Texas Instruments Incorporated

Submit Documentation Feedback



Button Sampling Window =
$$\frac{\text{Number of Sensor Oscillation Cycles}}{\text{Sensor Frequency}}$$
$$t_{\text{SAMPLE}} = \frac{128 \times \left(\text{SENCYC} n + 1\right) \times 2^{\text{LCDIV}}}{f_{\text{SENSOR} n}}, n = 0, 1, 2, \text{ or } 3$$

where:

- t_{SAMPLE} is the button sampling window in μs,
- SENCYCn and LCDIV are the linear and exponential scalers that set the number of sensor oscillation cycles, and
- f_{SENSOR} is the sensor frequency in MHz.

(5)

In the equation above, LCDIV (0 to 7, default 3) is the exponential LC divider that sets the approximate ranges for all channels, and SENCYCn (0 to 31, default 4) is the linear sensor cycle scaler that fine-tunes each individual channel. Together they set the number of sensor oscillation cycles used to determine the button sampling window.

For example, if the LC sensor frequency is 9.2 MHz, and it is desirable to get 1 ms button sampling window, then this can be achieved by setting SENCYCn = 17 and LCDIV = 2.

Alternatively, from the button sampling window and sensor frequency, the LCDIV can be read off from *Figure 23*. For example, 1 ms button sampling window and 9.2 MHz sensor frequency intersect at the region where LCDIV = 2. Then SENCYC*n* can be calculated accordingly.




Figure 23. LCDIV as a Function of Sensor Frequency and Button Sampling Window

8.1.7 Scaling Frequency Counter Output

The LDC2112/LDC2114 requires this internal frequency counter scaler to be set based on the button sampling window to avoid data overflow. The scaler in *Register CNTSC (Address 0x1E)* must be set by the following formula:

$$\mathsf{CNTSC} n = \mathsf{LCDIV} + \mathsf{ceiling} \left(\log_2 \frac{0.0861 \times \left(\mathsf{SENCYC} n + 1 \right)}{f_{\mathsf{SENSOR} n}} \right), \left(n = 0, 1, 2, \text{ or } 3 \right)$$

where:

- CNTSCn is the internal frequency counter scaler,
- SENCYCn and LCDIV are the linear and exponential scalers that set the number of sensor oscillation cycles, and
 - $f_{SENSORn}$ is the sensor frequency in MHz.

(6)



8.1.8 Setting Button Triggering Threshold

Every material shows some hysteresis when it deforms then returns to the original state. The amount of hysteresis is a function of material properties and physical parameters, such as size and thickness. This feature modifies the hysteresis of the button signal threshold according to different materials and various button shapes and sizes. Hysteresis can be programmed in *Register HYST (Address 0x18)*. By default, the button triggering hysteresis is set to 32. The nominal button triggering threshold is 128. With hysteresis, the effective on-threshold is 128 + 32 = 160. This means if the DATAn (n = 0, 1, 2, or 3) reaches 160, the LDC considers that as a button press. When the DATAn decreases to 128 - 32 = 96, the LDC considers the button to be released.

Threshold_{ON} =
$$128 + \text{Hysteresis}$$
 (7)

Threshold_{OFF} = 128 - Hysteresis (8)




Figure 24. Button Triggering Threshold with Hysteresis. Output Polarity: Active High

8.1.9 Tracking Baseline

The LDC2112/LDC2114 automatically tracks slow changes in the baseline signal and compensates for environmental drifts and variations. In Normal Power Mode, the effective baseline increment per scan cycle $(BINC_{NP})$ can be determined by Equation 9:

$$BINC_{NP} = \frac{2^{NPBI}}{72}$$

where:

NPBI is the Normal Power Baseline Increment index that can be configured in Register NP_BASE_INC (Address 0x15).

In Low Power Mode, the effective baseline increment per scan cycle (BINC_{LP}) can be determined by Equation 10:

$$BINC_{LP} = \frac{2^{LPBI}}{9}$$

where:

LPBI the Low Power Baseline Increment index that can be configured in Register LP_BASE_INC (Address 0x13).
 (10)

As a result of baseline tracking, a button press with a constant force only lasts for a finite amount of time. The duration of a button press is defined by Equation 11 (DATAn > Threshold_{ON}).

Duration of Button Press =
$$\frac{DATAn - Threshold_{OFF}}{BINC}$$

where:

- Duration of Button Press is the number of scan cycles that the channel is asserted,
- DATA*n* is the button signal at the beginning of a press, and
- BINC is the baseline increment per scan cycle.
 (11)

Copyright © 2016–2017, Texas Instruments Incorporated

Submit Documentation Feedback






Figure 25. Baseline Tracking in the Presence of a Button Press

The baseline tracking for a particular channel can be paused when the channel output is asserted. This is achieved by setting the corresponding BTPAUSE bit in *Register BTPAUSE MAXWIN (Address 0x16)* to b1.

If DATA*n* is negative, the tracking speed will be scaled by the fast tracking factor as specified in Registers *FTF0* (Address 0x25), *FTF1*_2 (Address 0x28), or *FTF3* (Address 0x2B). The scaling factors for various FTF*n* settings are shown in Table 43.

BINC (DATAn < 0) = Fast_Tracking_Factor_ $n \times$ BINC (DATAn > 0) (12)

 FTFn Setting
 Fast Tracking Factor

 b00
 1

 b01
 4

 b10
 8

 b11
 16

Table 43. Fast Tracking Factor Settings

8.1.10 Mitigating False Button Detections

The LDC2112/LDC2114 offers several algorithms that can mitigate false button detections due to mechanical non-idealities associated with groups of buttons. These are listed below.

8.1.10.1 Eliminating Common-Mode Change (Anti-Common)

This algorithm eliminates false detection when a user presses the middle of two or more buttons, which could lead to a common-mode response on multiple buttons. All the buttons can be individually enabled to have this feature by programming *Register COMMON DEFORM (Address 0x1A)*.

Submit Documentation Feedback






Figure 26. Illustration of the Anti-Common Feature

8.1.10.2 Resolving Simultaneous Button Presses (Max-Win)

This algorithm enables the system to select the button pressed with maximum force when multiple buttons are pressed at the same time. This could happen when two buttons are physically very close to each other, and pressing one causes a residual reaction on the other. Buttons can be individually enabled to join the "max-win" group by configuring Register BTPAUSE_MAXWIN (Address 0x16).




Figure 27. Illustration of the Max-Win Feature



8.1.10.3 Overcoming Case Twisting (Anti-Twist)

The anti-twist algorithm reduces the likelihood of false detection when the case is twisted, which could cause unintended mechanical activation of the buttons, or an opposite reaction in two adjacent buttons. When this algorithm is enabled, detection of button presses is suppressed if any button's output data is negative by a configurable threshold. The anti-twist algorithm can be enabled by configuring *Register TWIST (Address 0x19)*.




Figure 28. Illustration of the Anti-Twist Feature

8.1.10.4 Mitigating Metal Deformation (Anti-Deform)

This function filters changes due to metal deformation in the vicinity of one or more buttons. Such metal deformation can be accidentally caused by pressing a neighboring button that does not have sufficient mechanical isolation. The user can specify which buttons to join the anti-deform group by configuring *Register COMMON_DEFORM (Address 0x1A)*.

8.1.11 Reporting Interrupts for Button Presses and Error Conditions

INTB, the LDC2112/LDC2114 interrupt pin, is asserted when a button press or an error condition occurs. The default polarity is active low and can be configured through *Register INTPOL (Address 0x11)*.

Figure 29 shows the LDC2112/LDC2114 response to a single button press on Channel 0. At the end of the button sampling window following a press of Button 0, the OUT0 pin and INTB pin are asserted. The OUT_STATUS bit changes from 0 to 1, and remains so until a read of the STATUS register clears it. The OUTn (n = 0, 1, 2, or 3) and INTB pins are asserted until the end of the button sampling window following the release of the button.

Submit Documentation Feedback






Figure 29. Timing Diagram of a Single Button Press

Figure 30 shows the LDC2112/LDC2114 response to multiple button presses. In this example, after Button 0 is pressed, the OUT0 pin is asserted. After that, Button 1 is also pressed, following which Button 0 is released. The OUT0 pin is de-asserted and OUT1 pin asserted at the end of the next button sampling window. The INTB pin remains continuously asserted as long as at least one of the buttons is pressed. The OUT_STATUS bit only changes from 0 to 1 after the first button assertion.

OUTn and INTB are programmed to "Active Low". Scan Rate: 40 SPS.




Figure 30. Timing Diagram of Multiple Button Presses

The INTB pin also reports any error event. If an error occurs, the INTB pin is asserted and the error is reported in the STATUS register (Address 0x00). Refer to *Register STATUS* (Address 0x00) for possible error events.

(14)



8.1.12 Estimating Supply Current

When the LDC2112/LDC2114 is active (in either Normal Power Mode or Low Power Mode), its current can be characterized by Equation 13:

$$I_{ACTIVEn} = 1.6 + \frac{12}{1 + 16 \times R_{Pn}^{1.21}} + 0.011 \times f_{SENSORn}$$

where

- I_{ACTIVE} is the supply current in mA during active sampling,
- R_{Pn} is the sensor parallel resonant impedance in $k\Omega$,
- $f_{SENSORn}$ is the sensor frequency in MHz, and
- *n* is the channel index, i.e. *n* = 0 or 1 for LDC2112; *n* = 0, 1, 2, or 3 for LDC2114. (13)

The LDC2112/LDC2114 is only actively sampling the enabled channels during a fraction of the scan window. So the average supply current is:

$$I_{DD} = \frac{1}{t_{SCAN}} \times \left(\sum_{n} I_{ACTIVEn} \times t_{SAMPLEn} \right) + 0.005$$

where

- I_{DD} is the average supply current in mA,
- t_{SCAN} is the scan window (set by the scan rate) in ms,
- I_{ACTIVE}, is the supply current when the device is active as defined by Equation 13, and
- t_{SAMPLE} is the button sampling window in ms.

8.2 Typical Application

8.2.1 Touch Button Design

The low power architecture of LDC2112/LDC2114 makes them suitable for driving button sensors in consumer electronics, such as mobile phones. Most mobile phones today have three buttons along the edges, namely the power button, volume up, and volume down. The LDC2112 can support two buttons, and LDC2114 can support four.

On a typical smartphone, the two volume buttons are next to each other, so they may be susceptible to false detections such as simultaneous button presses. To prevent such mis-triggers, they can be grouped together to take advantage of the various features that mitigate false detections as explained in *Mitigating False Button Detections*. For example, if Max-win is applied to the two volume buttons, only the one with the greater force will be triggered.

The inductive touch solution does not require any mechanical cutouts at the button locations. This can support reduced manufacturing cost for the phone case and enhance the case's resistance to moisture, dust, and dirt. This is a great advantage compared to mechanical buttons in the market today.

8.2.1.1 Design Requirements

The sensor parameters, including frequency, R_P , and Q factor have to be within the design space of the LDC2112/LDC2114 as specified in *Electrical Characteristics*.

8.2.1.2 Detailed Design Procedure

The LDC2112/LDC2114 is a multi-channel device. The italic n in the parameters below refers to the channel index, i.e., n = 0 or 1 for LDC2112, and n = 0, 1, 2, or 3 for LDC2114.

- 1. Select system-based options:
- Select Normal or Low Power Mode of operation by setting the LPWRB pin to V_{DD} or Ground, respectively.
 Configure the enable bits for all channels in Register EN (Address 0x0C).
- Select the polarities of OUTn and INTB pins by configuring Register OPOL_DPOL (Address 0x1C) and Register INTPOL (Address 0x11).

Submit Documentation Feedback

Copyright © 2016–2017, Texas Instruments Incorporated



Typical Application (continued)

- Configure the sensor frequency setting in Registers SENSORn_CONFIG (Addresses 0x20, 0x22, 0x24, 0x26).
- 2. Choose the sampling rate (80, 40, 20, 10, 5, 2.5, 1.25, or 0.625 SPS) based on system power consumption requirement, and configure *Register NP_SCAN_RATE* (Address 0x0D) or *Register LP_SCAN_RATE* (Address 0x0F).
- 3. Choose the button sampling window based on power consumption and noise requirements (recommended: 1 ms to 8 ms). While a longer button sampling window provides better noise performance, 1 ms is typically sufficient for most applications. Set SENCYCn and LCDIV in Registers SENSORn_CONFIG (Addresses 0x20, 0x22, 0x24, 0x26) and Register LC_DIVIDER (Address 0x17) in the following steps:
- Calculate LCDIV = ceiling (log_2 ($f_{SENSORn} \times t_{SAMPLEn}$) 12), where $f_{SENSORn}$ is the sensor frequency in MHz, $t_{SAMPLEn}$ is the button sampling window in μ s
- If LCDIV < 0, set it to 0
- Adjust SENCYCn to get desired $t_{SAMPLEn}$ according to $t_{SAMPLEn} = 128 \times (SENCYCn + 1) \times 2^{LCDIV} / f_{SENSORn}$
- 4. Calibrate gain in the appropriate Registers GAINn (Addresses *0x0E*, *0x10*, *0x12*, *0x14*). The gain setting can be used to tune the sensitivity of the touch button. GAINn is a 6-bit field with 64 different gain levels corresponding to normalized gains between 1 and 232. A good mechanical and sensor design typically requires a gain level of around 32 to 50, corresponding to relative gains of 16 to 76 (normalized to gain level of 0). Use the following sequence to determine the appropriate gain for each button:
- Apply minimum desired force to the button.
- Read initial DATAn value after the button press. Note that the baseline tracking will affect this value.
- Calculate gain factor needed to increase DATAn to the programmed threshold (default is 160).
- Look up the Gain Table to find the required gain setting.
- 5. Enable special features to mitigate button interference if there is any. Registers BTPAUSE_MAXWIN, TWIST, COMMON_DEFORM (Addresses 0x16, 0x19, 0x1A).

For more information on inductive touch system design, including mechanical design and sensor electrical design, refer to *Inductive Touch System Design Guide*.

8.2.1.3 Application Curves

Figure 31 shows a sequence of button presses of 150 grams force, two presses to Channel 0, then two presses to Channel 1. Each button press response is greater than the threshold.




Figure 31. Conversion DATA vs Time for Channels 0 and 1



9 Power Supply Recommendations

The LDC2112/LDC2114 power supply should be bypassed with a 1 μ F and a 0.1 μ F pair of capacitors in parallel to ground. The capacitors should be placed as close to the LDC as possible. The smaller value 0.1 μ F capacitor should be placed closer to the VDD pin than the 1 μ F capacitor. The capacitors should be a low ESL, low ESR type. To enable close positioning of the capacitors, use of 0201 footprint devices for the bypass capacitors is recommended for the DSBGA package.

Refer to Recommended Operating Conditions for more details.

10 Layout

10.1 Layout Guidelines

The COM pin must be bypassed to ground with an appropriate value capacitor. For details of how to choose the capacitor value, refer to *Setting COM Pin Capacitor*. C_{COM} should be placed as close as possible to the COM pin. The COM signal should be tied to a small copper fill placed underneath the INn signals. The INn signals should stay clear of other high frequency traces.

Each active channel needs to have an LC resonator connected to the corresponding INn pins. The sensor capacitor should be placed within 10 mm of the corresponding INn pin, and the inductor (NOT shown in Figure 32) should be placed at the appropriate location next to (but not touching) the metal target. The INn traces should be at least 6 mil (0.15 mm) wide to minimize parasitic inductances.

For the DSBGA package, the inner four device pads (INTB, OUT3, LPWRB, and SDA) should be routed out on an inner layer through vias, with the traces offset to reduce coupling with other signals. These four vias may need to use blind vias or microvias to bring the signals out. The PCB layer stack should use a thinner (4 mil or 0.1 mm thickness) dielectric between the top copper and next copper layer so that microvias can be used.

10.2 Layout Example




Figure 32. Layout of LDC2114 (DSBGA-16) With Decoupling Capacitors and Sensor Capacitors

40

Submit Documentation Feedback



Layout Example (continued)




Figure 33. Layout of LDC2114 (TSSOP-16) With Decoupling Capacitors and Sensor Capacitors

10.3 DSBGA Light Sensitivity

Exposing the DSBGA device to direct light may cause incorrect operation of the device. Light sources such as halogen lamps can affect electrical performance if they are situated in proximity to the device. Light with wavelengths in the red and infrared part of the spectrum have the most detrimental effect.



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- LDC Calculations Tool
- Inductive Touch System Design Guide

11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 44. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LDC2112	Click here	Click here	Click here	Click here	Click here
LDC2114	Click here	Click here	Click here	Click here	Click here

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 Export Control Notice

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from Disclosing party under this Agreement, or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws.

Product Folder Links: LDC2112 LDC2114



11.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Draduat Folder Links, J. DC2442, J. DC2

Copyright © 2016-2017, Texas Instruments Incorporated





30-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LDC2112PWR	PREVIEW	TSSOP	PW	16	2000	TBD	Call TI	Call TI	-40 to 85		
LDC2112PWT	PREVIEW	TSSOP	PW	16	250	TBD	Call TI	Call TI	-40 to 85		
LDC2112YFDR	PREVIEW	DSBGA	YFD	16	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	17M	
LDC2112YFDT	PREVIEW	DSBGA	YFD	16	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	17M	
LDC2114PWR	PREVIEW	TSSOP	PW	16	2000	TBD	Call TI	Call TI	-40 to 85		
LDC2114PWT	PREVIEW	TSSOP	PW	16	250	TBD	Call TI	Call TI	-40 to 85		
LDC2114YFDR	ACTIVE	DSBGA	YFD	16	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	14G	Sample
LDC2114YFDT	ACTIVE	DSBGA	YFD	16	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	14G	Sample
PLDC2114PWT	ACTIVE	TSSOP	PW	16	250	TBD	Call TI	Call TI	-40 to 85		Sample

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

30-Mar-2017

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Mar-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LDC2114YFDR	DSBGA	YFD	16	3000	180.0	8.4	1.69	1.69	0.46	4.0	8.0	Q1
LDC2114YFDT	DSBGA	YFD	16	250	180.0	8.4	1.69	1.69	0.46	4.0	8.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Mar-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LDC2114YFDR	DSBGA	YFD	16	3000	182.0	182.0	20.0
LDC2114YFDT	DSBGA	YFD	16	250	182.0	182.0	20.0

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153





DIE SIZE BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.