February 1995

# National Semiconductor

# MM58342 High Voltage Display Driver General Description

The MM58342 is a monolithic MOS integrated circuit utilizing CMOS metal gate low threshold P- and N-channel devices. It is available both in 28-pin molded dual-in-line packages or as dice. The MM58342 is particularly suited for driving high voltage (35V max) vacuum fluorescent (VF) displays (e.g., a 20-digit alphanumeric or dot matrix display).

#### Applications

- COPS<sup>™</sup> or microprocessor-driven displays
- Instrumentation readouts
- Industrial control indicator
- Digital clock, thermostat, counter, voltmeter
- **Block Diagram**

- Word processor text displays
- Automotive dashboards

#### **Features**

- Direct interface to high voltage display
- Serial data input
- No external resistors required
- Wide display power supply operation
- LSTTL compatible inputs
- Software compatible with NS display driver family
- Compatible with alphanumeric or dot matrix displays
- Display blanking control input
- Simple to cascade




FIGURE 1.

#### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Voltage at Any Input Pin	V <sub>DD</sub> + 0.3V to
	$V_{SS}$ –0.3V
Voltage at Any Display Pin	$V_{\rm DD}$ to $V_{\rm DD}$ –36.5V
V <sub>DD</sub> +  V <sub>DIS</sub>	36.5V
Storage Temperature	–65°C to +150°C
Power Dissipation at 25°C	
Molded DIP Package, Board Mount	2.03W (Note 2)

Molded DIP Package, Socket Mount	1.83W (Note 3)
Junction Temperature	130°C
Lead Temperature (Soldering, 10 sec.)	260°C

#### **Operating Conditions**

	Min	Max	Units
Supply Voltage (V <sub>DD</sub> )			
$V_{SS} = 0V$	4.5	5.5	V
Display Voltage (V <sub>DIS</sub> )	-30	-10	V
Temperature Range	-40	+85	°C

## **Electrical Characteristics** $T_A = -40^{\circ}C$ to +85°C, $V_{DD} = 5V \pm 0.5V$ , $V_{SS} = 0V$ unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units
	Power Supply Currents					
I <sub>DD</sub>		$V_{IN} = V_{SS} \text{ or } V_{DD}, V_{SS} = 0V,$			150	μA
		V <sub>DIS</sub> Disconnected			150	μΑ
I <sub>DIS</sub>		$V_{DD} = 5.5V, V_{SS} = 0V, V_{DIS} = -30V$			10	mA
		All Outputs Low			10	
	Input Logic Levels					
	DATA IN, CLOCK					
	ENABLE, BLANK					
V <sub>IL</sub>	Logic "0"				0.8	V
V <sub>IH</sub>	Logic "1"	(Note 4)	2.4			V
	Data Output Logic Levels					
V <sub>OL</sub>	Logic "0"	I <sub>OUT</sub> = 400 μA			0.4	V
V <sub>OH</sub>	Logic "1"	$I_{OUT} = -10 \ \mu A$	V <sub>DD</sub> -0.5			V
V <sub>OH</sub>	Logic "1"	I <sub>OUT</sub> = -500 μA	2.8			V
I <sub>IN</sub>	Input Currents DATA IN,	$V_{IN} = 0V \text{ or } V_{DD}$	-10		10	μA
	CLOCK ENABLE, BLANK		-10		10	μΛ
CIN	Input Capacitance DATA IN,				15	pF
	CLOCK ENABLE, BLANK				10	P1
	Display Output Impedances	$V_{DD} = 5.5V, V_{SS} = 0V$				
$R_{OFF}$	Output Off (Figure 3)	$V_{DIS} = -10V$	55		250	kΩ
		$V_{DIS} = -20V$	60		300	kΩ
		$V_{DIS} = -30V$	65		400	kΩ
R <sub>ON</sub>	Output On (Figure 4)	$V_{DIS} = -10V$		700	800	Ω
		$V_{DIS} = -20V$		600	750	Ω
		$V_{DIS} = -30V$		500	680	Ω
V <sub>DOL</sub>	Display Output Low Voltage	$V_{DD} = 5.5V, I_{OUT} = Open Circuit,$	V		V + 2	V
		$-30V \le V_{DIS} \le -10V$	V <sub>DIS</sub>		V <sub>DIS</sub> + 2	

### **AC Electrical Characteristics** $T_A = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{DD} = 5V \pm 0.5V$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
	Clock Input	(Notes 6, 7)				
f <sub>C</sub>	Frequency				800	kHz
t <sub>H</sub>	High Time		300			ns
tL	Low Time		300			ns
	Data Input					
t <sub>DS</sub>	Set-Up Time		100			ns
t <sub>DH</sub>	Hold Time		100			ns

#### **AC Electrical Characteristics** $T_A = -40^{\circ}C$ to $+85^{\circ}C$ , $V_{DD} = 5V \pm 0.5V$ (Continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
	Enable Input	(Note 5)				
t <sub>ES</sub>	Set-Up Time		100			ns
t <sub>EH</sub>	Hold Time		100			ns
	Data Output	C <sub>L</sub> = 50 pF				
t <sub>CDO</sub>	Clock Low to Data Out				500	ns
	Time					

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur.

Note 2: Molded DIP Package, Board Mount,  $\theta_{JA}$  = 52°C/W, derate 19.2 mW/°C above 25°C.

Note 3: Molded DIP Package, Socket Mount,  $\theta_{JA}$  = 58°C/W, derate 17.2 mW/°C above 25°C.


Note 4: 74LSTTL V\_{OH} = 2.7V @ I\_{OUT} = -400  $\mu\text{A},$  TTL V\_{OH} = 2.4V @ I\_{OUT} = -400  $\mu\text{A}.$ 

Note 5: For timing purposes, the signals ENABLE and BLANK can be considered to be totally independent of each other.

**Note 6:** AC input waveform specification for test purposes:  $t_r$ ,  $t_f \le 20$  ns, f = 800 kHz, 50% ±10% duty cycle.

Note 7: Clock input rise and fall times must not exceed 5  $\mu s.$ 


#### **Connection Diagrams**



Top View Order Number MM58342N See NS Package Number N28B



#### Plastic Chip Carrier



#### **Functional Description**

This product is specifically designed to drive multiplexed or non-multiplexed high voltage alphanumeric or dot matrix vacuum fluorescent (VF) displays. Character generation is done externally in the microprocessor, with a serial data path to the display driver. The MM58342 uses three signals, DATA IN, CLOCK and ENABLE, where ENABLE acts as an external load signal. Display blanking can be achieved by means of the BLANKING CONTROL input, and a logic "1" will turn off all sections of the display. A block diagram of the MM58342 is shown in *Figure 1*.

*Figure 2* shows the pinout of the MM58342 device, where output 1 (pin 12) is equivalent to bit 1 (i.e., the first bit of data to be loaded into the shift register following ENABLE high). A logic "1" at the input will turn on the corresponding display digit/segment/dot output.

A significant reduction in discrete board components can be achieved by use of the MM58342, because external

MM58342

#### Functional Description (Continued)

pull-down resistors are not required. Due to the nature of the output stage, both its on and off impedance values vary as a function of the display voltage applied. However, *Figures 3, 4* show that this output impedance will remain constant for a fixed value of display voltage.


*Figure 5* demonstrates the critical timing requirements between CLOCK and DATA IN for the MM58342.


To clear (reset) the display driver at power on or any time, the following flushing routine may be used. With the enable signal high, clock in 20 zeroes. Drive the enable signal low and the display will be blank. It is recommended to clear the driver at power on.


In *Figure 6*, the ENABLE signal acts as an envelope, and only while this signal is at a logic "1" does the circuit accept

CLOCK input signals. Data is transferred and shifted in the internal shift register on the rising clock edge, i.e., "0"–"1" transition. When the ENABLE signal goes low, the contents of the shift registers are latched, and the display will show new data. During data transfer, the display will show old data. DATA OUT is also provided on the MM58342 being output on the falling edge. At any time, the display may be blanked under processor control, using the BLANKING CONTROL input.

*Figure* 7 shows a schematic diagram of a microprocessor-based system where the MM58342 is used to provide the grid drive for a 40-digit 2 line 5 x 7 multiplexed vacuum fluorescent (VF) display. The anode drive in this example is provided by another member of the high voltage display driver family, namely the MM58348, which does not require an extremely generated load signal.








**NS Package Number N28B** 

**MM58342** 



MM58342 High Voltage Display Driver

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.