# SN54ACT564, SN74ACT564 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SCAS549B - NOVEMBER 1995 - REVISED NOVEMBER 2002

- 4.5-V to 5.5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V
- Max t<sub>pd</sub> of 8.5 ns at 5 V
- Inputs Are TTL-Voltage Compatible
- 3-State Inverted Outputs Drive Bus Lines Directly
- Flow-Through Architecture to Optimize PCB Layout
- Full Parallel Access for Loading


#### description/ordering information

The 'ACT564 devices are octal D-type edge-triggered flip-flops that feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


On the positive transition of the clock (CLK) input, the  $\overline{Q}$  outputs are set to the complements of the logic levels set up at the data (D) inputs.

A buffered output-enable ( $\overline{OE}$ ) input places the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

SN54ACT564 . . . J OR W PACKAGE SN74ACT564 . . . DB, DW, N, NS, OR PW PACKAGE (TOP VIEW)



# SN54ACT564 . . . FK PACKAGE (TOP VIEW)



#### **ORDERING INFORMATION**

TA	PACKAGE <sup>†</sup>		PACKAGET		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N Tube		SN74ACT564N	SN74ACT564N		
	SOIC - DW	Tube	SN74ACT564DW	ACT564		
–40°C to 85°C	301C - DW	Tape and reel	SN74ACT564DWR	AC1504		
	SOP - NS	Tape and reel	SN74ACT564NSR	ACT564		
	SSOP – DB	Tape and reel	SN74ACT564DBR	AD564		
	TSSOP – PW	Tape and reel	SN74ACT564PWR	AD564		
	CDIP – J	Tube	SNJ54ACT564J	SNJ54ACT564J		
–55°C to 125°C	CFP – W	Tube	SNJ54ACT564W	SNJ54ACT564W		
	LCCC - FK	Tube	SNJ54ACT564FK	SNJ54ACT564FK		

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCAS549B - NOVEMBER 1995 - REVISED NOVEMBER 2002

#### description/ordering information (continued)


OE does not affect internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### **FUNCTION TABLE** (each flip-flop)

	INPUTS	OUTPUT	
ŌE	CLK	D	Q
L	<b>↑</b>	Н	L
L	$\uparrow$	L	Н
L	H or L	Χ	$\overline{Q}_0$
Н	Χ	Χ	Z

### logic diagram (positive logic)



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub>		–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)		$\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, VO (see Note 1)		$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )		±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CO</sub>	c)	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	-	±50 mA
Continuous current through V <sub>CC</sub> or GND		±200 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2)	: DB package	70°C/W
	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T <sub>stg</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



# recommended operating conditions (see Note 3)

		SN54ACT564		N54ACT564 SN74ACT564		UNIT
		MIN	MAX	MIN	MAX	UNII
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2	7	2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	Vcc	0	VCC	V
VO	Output voltage	0,	Vcc	0	VCC	V
ІОН	High-level output current	2	-24		-24	mA
l <sub>OL</sub>	Low-level output current	20	24		24	mA
Δt/Δν	Input transition rise or fall rate	Q	8		8	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS		T,	Δ = 25°C	;	SN54A	CT564	SN74ACT564		LINUT
PARAMETER		VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	- FO. A	4.5 V	4.4	4.49		4.4		4.4		
	I <sub>OH</sub> = -50 μA	5.5 V	5.4	5.49		5.4		5.4		
Vari	lou - 24 mA	4.5 V	3.86			3.7		3.76		V
Voн	I <sub>OH</sub> = -24 mA	5.5 V	4.86			4.7		4.76		V
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85	7			
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V					7	3.85		
	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1		0.1	V
		5.5 V			0.1		0.1		0.1	
Va.	I <sub>OL</sub> = 24 mA	4.5 V			0.36	2	0.5		0.44	
VOL		5.5 V			0.36	<sup>7</sup> 0,	0.5		0.44	
	I <sub>OL</sub> = 50 mA <sup>†</sup>	5.5 V				0	1.65			
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V							1.65	
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.25		±5		±2.5	μΑ
lį	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		80		40	μΑ
Δl <sub>CC</sub> ‡	One input at 3.4 V, Other inputs at GND or V <sub>CC</sub>	5.5 V		0.6			1.6		1.5	mA
C <sub>i</sub>	$V_I = V_{CC}$ or GND	5 V		4.5						pF
Co	$V_O = V_{CC}$ or GND	5 V		15						pF

Thot more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.



<sup>‡</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V<sub>CC</sub>.

# SN54ACT564, SN74ACT564 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SCAS549B - NOVEMBER 1995 - REVISED NOVEMBER 2002

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

		T <sub>A</sub> = 25°C		T <sub>A</sub> = 25°C SN54ACT564		SN74ACT564	
		MIN	MAX	MIN MAX	MIN	MAX	UNIT
fclock	Clock frequency		85	65		75	MHz
t <sub>W</sub>	Pulse duration, CLK high or low	3		74 B	3.5		ns
t <sub>su</sub>	Setup time, data before CLK↑	2.5		3.5	3		ns
th	Hold time, data after CLK↑	1		2.5	1		ns


# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	FROM TO		ղ = 25°C	;	SN54A	CT564	SN74A	CT564	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f <sub>max</sub>			85	90		65	N.	75		MHz
<sup>t</sup> PLH	CLK	.к <u>ā</u>	2	6.5	10.5	1	12.5	1.5	11.5	20
<sup>t</sup> PHL	CLK		1.5	6	9.5	16	11.5	1.5	10.5	ns
<sup>t</sup> PZH	ŌĒ	·Ω	1.5	5.5	9	70	10.5	1.5	9.5	20
<sup>t</sup> PZL	OE .	Q	1.5	5.5	8.5	Q 1	10.5	1	9.5	ns
<sup>t</sup> PHZ	ŌĒ	Q	1.5	7	10.5	1	12.5	1.5	11.5	no
t <sub>PLZ</sub>	] OE	ų ų	1.5	5	8	1	9.5	1	8.5	ns

# operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS		TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	C <sub>L</sub> = 50 pF,	f = 1 MHz	50	pF

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

50% V<sub>CC</sub>

**VOLTAGE WAVEFORMS** 

<sup>t</sup>PLH

Output

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

VOH

VOL

50% V<sub>C</sub>C

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq 2.5$  ns,  $t_f \leq 2.5$  ns.

tPZH →

Output

Waveform 2

S1 at Open

(see Note B)

<sup>t</sup>PHZ

**VOLTAGE WAVEFORMS** 

V<sub>OH</sub> – 0.3 V

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



# DW (R-PDSO-G20)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# DB (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

# PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated