
SCLS323K - MARCH 1996 - REVISED MARCH 2004

- Operating Range of 2 V to 5.5 V
- Max t_{pd} of 8 ns at 5 V
- Low Power Consumption, 10-μA Max I_{CC}
- ±8-mA Output Drive at 5 V
- Schmitt Trigger Action at All Inputs Makes the Circuit Tolerant for Slower Input Rise and Fall Time
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



description/ordering information

The SN74AHC1G86 is a single 2-input exclusive-OR gate. The device performs the Boolean function $Y = A \oplus B$ or $Y = \overline{AB} + A\overline{B}$ in positive logic.

A common application is as a true/complement element. If one of the inputs is low, the other input is reproduced in true form at the output. If one of the inputs is high, the signal on the other input is reproduced inverted at the output.

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING‡
	COT (COT 02) DDV	Reel of 3000	SN74AHC1G86DBVR	400
4000 4 0500	SOT (SOT-23) – DBV	Reel of 250	SN74AHC1G86DBVT	A86_
-40°C to 85°C	COT (CC 70) DOV	Reel of 3000	SN74AHC1G86DCKR	
	SOT (SC-70) – DCK	Reel of 250	SN74AHC1G86DCKT	AH_

T Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

INP	UTS	OUTPUT
Α	В	Υ
L	L	L
L	Н	Н
Н	L	Н
Н	Н	L



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



[‡]The actual top-side marking has one additional character that designates the assembly/test site.

SN74AHC1G86 SINGLE 2-INPUT EXCLUSIVE-OR GATE

SCLS323K - MARCH 1996 - REVISED MARCH 2004

exclusive-OR logic

An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.

These are five equivalent exclusive-OR symbols valid for an SN74AHC1G86 gate in positive logic; negation may be shown at any two ports.

LOGIC-IDENTITY ELEMENT


The output is active (low) if all inputs stand at the same logic level (i.e., A = B).

EVEN-PARITY ELEMENT



The output is active (low) if an even number of inputs (i.e., 0 or 2) are active.

ODD-PARITY ELEMENT



The output is active (high) if an odd number of inputs (i.e., only 1 of the 2) are active.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	0.5 V to 7 V
Output voltage range, V _O (see Note 1)	-0.5 V to $V_{CC} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0)	–20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ_{JA} (see Note 2): DBV package	206°C/W
DCK package	252°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

SCLS323K - MARCH 1996 - REVISED MARCH 2004

recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
Vcc	Supply voltage		2	5.5	V
	V _{CC} = 2 V		1.5		
V_{IH}	High-level input voltage V _{CC} = 3 V	V _{CC} = 3 V	2.1		V
		V _{CC} = 5.5 V	3.85		
		V _{CC} = 2 V		0.5	
V_{IL}	Low-level input voltage	V _{CC} = 3 V		0.9	V
		V _{CC} = 5.5 V		1.65	
VI	Input voltage		0	5.5	V
٧o	Output voltage		0	VCC	V
		V _{CC} = 2 V		-50	μΑ
lOH	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	-4		^
	Low-level input voltage Input voltage Output voltage High-level output current Low-level output current	$V_{CC} = 5 V \pm 0.5 V$		-8	mA
		V _{CC} = 2 V		50	μΑ
loL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4	A
		$V_{CC} = 5 V \pm 0.5 V$		8	mA
		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100	0.4
Δt/Δv	input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$		20	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS	v _{CC}	T _A = 25°C				MAY		
PARAMETER			MIN	TYP	MAX	MIN	MAX	UNIT	
		2 V	1.9	2		1.9			
	I _{OH} = -50 μA	3 V	2.9	3		2.9			
VOH		4.5 V	4.4	4.5		4.4		V	
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48			
	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8			
	I _{OL} = 50 μA	2 V			0.1		0.1		
		3 V			0.1		0.1		
V _{OL}		4.5 V			0.1		0.1	V	
	I _{OL} = 4 mA	3 V			0.36	0.44			
	I _{OL} = 8 mA	4.5 V			0.36		0.44	44	
IĮ	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1		±1	μΑ	
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			1		10	μΑ	
C _i	$V_I = V_{CC}$ or GND	5 V		4	10		10	pF	

SN74AHC1G86 SINGLE 2-INPUT EXCLUSIVE-OR GATE

SCLS323K - MARCH 1996 - REVISED MARCH 2004

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD		T _A = 25°C				
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
^t PLH	A = = D	Y	C _L = 15 pF		7	11	1	13	
t _{PHL}	A or B				7	11	1	13	ns
^t PLH	A or B	Y	C: - 50 pF		9.5	14.5	1	16.5	no
tPHL	AUID		Y	C _L = 50 pF		9.5	14.5	1	16.5


switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETER	FROM	то	LOAD	T _A = 25°C				MAY	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
^t PLH	A - :: D	Y	C _L = 15 pF		4.8	6.8	1	8	
t _{PHL}	A or B				4.8	6.8	1	8	ns
t _{PLH}	A o D	Y	C: 50 pF		6.3	8.8	1	10	
^t PHL	A or B		C _L = 50 pF		6.3	8.8	1	10	ns

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST CO	ONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	No load,	f = 1 MHz	18	pF

PARAMETER MEASUREMENT INFORMATION




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \Omega$, $t_f \leq 3$ ns, $t_f \leq 3$ ns.
- D. The outputs are measured one at a time, with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- C. Body dimensions do not include mold fla D. Falls within JEDEC MO—178 Variation AA. Body dimensions do not include mold flash or protrusion.



DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion.

D. Falls within JEDEC MO-203

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated