

SCES115F - JULY 1997 - REVISED JANUARY 2004

- Operates From 1.65 V to 3.6 V
- Max t_{pd} of 3 ns at 3.3 V
- ±24-mA Output Drive at 3.3 V
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)





(TOP VIEW) 1 14 1B 2 1Y 3 4A 12 2A 4 11 4Y 5 2B 10 3B 6 2Y 3A 8 GND 3₹

RGY PACKAGE

description/ordering informatiom

This quadruple 2-input positive-NAND gate is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74ALVC00 performs the Boolean function $Y = \overline{A \bullet B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.

ORDERING INFORMATION

TA	PACK	AGE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RGY	Tape and reel	SN74ALVC00RGYR	VA00
	colo D	Tube	SN74ALVC00D	ALV/000
400C to 050C	SOIC - D	Tape and reel	SN74ALVC00DR	ALVC00
-40°C to 85°C	SOP - NS	Tape and reel	SN74ALVC00NSR	ALVC00
	TSSOP - PW	Tape and reel	SN74ALVC00PWR	VA00
	TVSOP – DGV	Tape and reel	SN74ALVC00DGVR	VA00

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each gate)

INP	UTS	OUTPUT
Α	В	Υ
Н	Н	L
L	X	Н
X	L	Н



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



logic diagram, each gate (positive logic)

^	$\overline{}$	
^	b	Υ
в ———	\mathcal{F}	•

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	
Output voltage range, V _O (see Notes 1 and 2)	
Input clamp current, I_{IK} ($V_I < 0$)	
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): D package	86°C/W
(see Note 3): DGV package	127°C/W
(see Note 3): NS package	76°C/W
(see Note 3): PW package	113°C/W
(see Note 4): RGY package	47°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.
 - 4. The package thermal impedance is calculated in accordance with JESD 51-5.

recommended operating conditions (see Note 5)

			MIN	MAX	UNIT	
Vcc	Supply voltage		1.65	3.6	V	
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_{CC}$			
ViH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$		
٧ _{IL}	V _{IL} Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$			0.8		
٧ı	Input voltage		0	3.6	V	
٧o	Output voltage		0	VCC	V	
		V _{CC} = 1.65 V		-4		
١.	High-level output current	V _{CC} = 2.3 V		-12		
ЮН		V _{CC} = 2.7 V		-12	mA	
		V _{CC} = 3 V		-24		
		V _{CC} = 1.65 V		4		
١.	Law law Law and a summer	V _{CC} = 2.3 V		12	1	
lOL	Low-level output current	V _{CC} = 2.7 V		12	mA	
	VCC = 3 V			24		
Δt/Δν	Input transition rise or fall rate			5	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 5: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES115F - JULY 1997 - REVISED JANUARY 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	ONDITIONS	v _{cc}	MIN	TYP [†]	MAX	UNIT
	I _{OH} = -100 μA		1.65 V to 3.6 V	V _{CC} -0.	2		
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2				
	I _{OH} = -6 mA	2.3 V	2				
Voн			2.3 V	1.7			V
	I _{OH} = -12 mA		2.7 V	2.2			
		3 V	2.4				
	I _{OH} = -24 mA		3 V	2			
	I _{OL} = 100 μA		1.65 V to 3.6 V			0.2	
	I _{OL} = 4 mA		1.65 V			0.45	
\/ a.	I _{OL} = 6 mA		2.3 V			0.4	٧
VOL	 12 m/	2.3 V			0.7	V	
	I _{OL} = 12 mA		2.7 V				0.4
	I _{OL} = 24 mA		3 V			0.55	
lį	$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ
ICC	$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			10	μΑ
ΔlCC	One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μΑ
Ci	$V_I = V_{CC}$ or GND		3.3 V		4.5		pF

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.


switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTBUT)	V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t pd	A or B	Υ	1	4.4	1	2.8		3.2	1	3	ns

operating characteristics, T_A = 25°C

ſ	PARAMETER		TEST O	ONDITIONS	$V_{CC} = 1.8 V$	V _{CC} = 2.5 V V _{CC} = 3.3 V		LINUT
			TEST CONDITIONS		TYP	TYP	TYP	UNIT
	C _{pd}	Power dissipation capacitance per gate	$C_L = 0$,	f = 10 MHz	20	21	23	pF


PARAMETER MEASUREMENT INFORMATION



TEST	S1
^t pd	Open
tPLZ ^{/t} PZL	V _{LOAD}
tPHZ ^{/t} PZH	GND

LOAD CIRCUIT

W	INPUT		V	0.	D.	.,	
VCC	٧ _I	t _r /t _f	VΜ	VLOAD	CL	RL	$v_{\scriptscriptstyle\Delta}$
1.8 V ± 0.15 V	VCC	≤ 2 ns	V _{CC} /2	2×VCC	30 pF	1 k Ω	0.15 V
$2.5\pm0.2\ V$	VCC	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzI and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194






- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) package configuration.
 - The package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected ground leads.
 - E. Package complies to JEDEC MO-241 variation BA.



D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated