SCES144E - OCTOBER 1998 - REVISED AUGUST 2003

- Member of the Texas Instruments Widebus+™ Family
- UBT [™] Transceiver Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- Operates From 1.65 V to 3.6 V
- Max t_{pd} of 3.9 ns at 3.3 V
- ±24-mA Output Drive at 3.3 V

- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

description/ordering information

This 36-bit universal bus transceiver is designed for 1.65-V to 3.6-V V_{CC} operation.

This device can be used as two 18-bit transceivers or one 36-bit transceiver. Data flow in each direction is controlled by output-enable (OEAB and \overline{OEBA}), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active high and OEBA is active low).

To ensure the high-impedance state during power up or power down, $\overline{\text{OEBA}}$ should be tied to V_{CC} through a pullup resistor and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

ORDERING INFORMATION

TA	PACKAGE	t	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 85°C	LFBGA – GKF	Tape and reel	SN74ALVCH32501KR	ACH501	
-40 C to 65 C	LFBGA – ZKF (Pb-free)	Tape and Teel	74ALVCH32501ZKFR	ACHSUT	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UBT and Widebus are trademarks of Texas Instruments



SN74ALVCH32501 36-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES144E - OCTOBER 1998 - REVISED AUGUST 2003

GKF OR ZKF PACKAGE (TOP VIEW)

1 2 3 4 5 6 000000 Α 000000 В 000000 С 000000 D 000000 Е 000000 F 000000 G 000000 н J 000000 000000 Κ L 000000 M 000000 000000 Ν Р 000000 000000 R Т 000000 000000 U 000000 ٧ 000000 W

terminal assignments

	1	2	3	4	5	6
Α	1A2	1A1	1LEAB	1CLKAB	1B1	1B2
В	1A4	1A3	10EAB	GND	1B3	1B4
С	1A6	1A5	GND	GND	1B5	1B6
D	1A8	1A7	Vcc	Vcc	1B7	1B8
Ε	1A10	1A9	GND	GND	1B9	1B10
F	1A12	1A11	GND	GND	1B11	1B12
G	1A14	1A13	Vcc	Vcc	1B13	1B14
н	1A15	1A16	GND	GND	1B16	1B15
J	1A17	1A18	1OEBA	1CLKBA	1B18	1B17
K	NC	2LEAB	1LEBA	GND	2CLKAB	NC
L	2A2	2A1	20EAB	GND	2B1	2B2
М	2A4	2A3	GND	GND	2B3	2B4
N	2A6	2A5	VCC	V _{CC}	2B5	2B6
Р	2A8	2A7	GND	GND	2B7	2B8
R	2A10	2A9	GND	GND	2B9	2B10
Т	2A12	2A11	VCC	VCC	2B11	2B12
U	2A14	2A13	GND	GND	2B13	2B14
٧	2A15	2A16	2OEBA	2CLKBA	2B16	2B15
w	2A17	2A18	2LEBA	GND	2B18	2B17

NC - No internal connection

FUNCTION TABLE†

	INPUTS						
OEAB	LEAB	CLKAB	Α	В			
L	Χ	Χ	Χ	Z			
Н	Н	Χ	L	L			
Н	Н	Χ	Н	Н			
Н	L	\uparrow	L	L			
Н	L	\uparrow	Н	Н			
Н	L	Н	Χ	в ₀ ‡ в ₀ §			
Н	L	L	Χ	В ₀ §			


[†] A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.



[‡]Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low


[§] Output level before the indicated steady-state input conditions were established

logic diagram (positive logic)



SCES144E - OCTOBER 1998 - REVISED AUGUST 2003

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I : Except I/O ports (see Note 1)	0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	\dots -0.5 V to V _{CC} + 0.5 V
Output voltage range, VO (see Notes 1 and 2)	0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V _{CC} or GND	$\pm 100 \text{ mA}$
Package thermal impedance, θ_{JA} (see Note 3): GKF/ZKF	36°C/W
Storage temperature range, T _{Stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output-current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



SN74ALVCH32501 36-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES144E - OCTOBER 1998 - REVISED AUGUST 2003

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vcc	Supply voltage		1.65	3.6	V	
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}			
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$		
V_{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
٧ _I	Input voltage		0	Vcc	V	
٧o	Output voltage		0	Vcc	V	
		V _{CC} = 1.65 V		-4		
		V _{CC} = 2.3 V		-12	4	
ЮН	High-level output current	V _{CC} = 2.7 V		-12	mA	
		V _{CC} = 3 V		-24		
		V _{CC} = 1.65 V		4		
	Law lawal autout aumant	V _{CC} = 2.3 V		12		
lOL	Low-level output current	V _{CC} = 2.7 V		12	mA	
		V _{CC} = 3 V		24		
Δt/Δν	Input transition rise or fall rate			10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74ALVCH32501 36-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES144E - OCTOBER 1998 - REVISED AUGUST 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST C	ONDITIONS	v _{cc}	MIN	TYP [†]	MAX	UNIT
		I _{OH} = -100 μA		1.65 V to 3.6 V	V _{CC} -0	.2		
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2				
		I _{OH} = -6 mA	2.3 V	2				
Vон				2.3 V	1.7			V
		$I_{OH} = -12 \text{ mA}$		2.7 V	2.2			
				3 V	2.4			
		$I_{OH} = -24 \text{ mA}$		3 V	2			
		I _{OL} = 100 μA		1.65 V to 3.6 V			0.2	
		I _{OL} = 4 mA		1.65 V			0.45	
\ \/ - ·		I _{OL} = 6 mA	2.3 V			0.4	V	
V _{OL}			2.3 V			0.7	٧	
		I _{OL} = 12 mA	10L = 12 11/A				0.4	
		I _{OL} = 24 mA	3 V			0.55		
Ц		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ
		V _I = 0.58 V		1.65 V	25			
		V _I = 1.07 V	1.65 V	-25				
		V _I = 0.7 V		221/	45			
l _l (hold)		V _I = 1.7 V		2.3 V	-45			μΑ
		V _I = 0.8 V		3 V	75			
		V _I = 2 V		3 V	-75			
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$		3.6 V			±500	
I _{OZ} §		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			80	μΑ
∆lcc		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μΑ
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		4		pF
C _{io}	A or B ports	$V_O = V_{CC}$ or GND		3.3 V		8		pF

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				V _{CC} = 1.8 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequen	су			¶		150		150		150	MHz	
Pulse	Pulse	LE high		¶		3.3		3.3		3.3		ns	
t _W	t _W duration CLK h	CLK high or low		¶		3.3		3.3		3.3			
		Data before CLK1		¶		2.2		2.1		1.7			
t _{su}	Setup time		CLK high	¶		1.9		1.6		1.5		ns	
		Data before LE↓ CLK low	¶		1.3		1.1		1				
4.		Data after CLK↑		¶		0.6		0.6		0.7			
t _h Hold time	Data after LE↓	CLK high or low	¶		1.4		1.7		1.4		ns		

 $[\]P$ This information was not available at the time of publication.



[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

[§] For I/O ports, the parameter IOZ includes the input leakage current.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	VCC =	1.8 V	V _{CC} =		VCC =	2.7 V	V _{CC} =		UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			†		150		150		150		MHz
	A or B	B or A		†	1	4.8		4.5	1	3.9	
t _{pd}	LE			†	1.1	5.7		5.3	1.3	4.6	ns
·	CLK	A or B		†	1.2	6.1		5.6	1.4	4.9	
ten	OEAB	В		†	1	5.8		5.3	1	4.6	ns
^t dis	OEAB	В		†	1.5	6.2		5.7	1.4	5	ns
t _{en}	OEBA	Α		†	1.3	6.3		6	1.1	5	ns
t _{dis}	OEBA	Α		†	1.3	5.3		4.6	1.3	4.2	ns


[†] This information was not available at the time of publication.

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT	
PARAMETER		TEST CONDITIONS	TYP	TYP	TYP	UNIT	
	Power dissipation	Outputs enabled	C: 0 f 10 MU	†	44	54	PΓ
Cpd	capacitance	Outputs disabled	$C_L = 0$, $f = 10 MHz$	†	6	6	рг

[†] This information was not available at the time of publication.


PARAMETER MEASUREMENT INFORMATION



TEST	S1
^t pd	Open
tPLZ ^{/t} PZL	V _{LOAD}
tPHZ ^{/t} PZH	GND

LOAD CIRCUIT

V	IN	PUT	V	V	C.	D.	V
Vcc	٧ _I	t _r /t _f	VΜ	VLOAD	CL	RL	$v_{\scriptscriptstyle\Delta}$
1.8 V ± 0.15 V	VCC	≤ 2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 \pm 0.2 V	VCC	≤2 ns	V _{CC} /2	2×VCC	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤ 2. 5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V




- NOTES: A. C_I includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{O} = 50 \Omega$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzI and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.
 - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



GKF (R-PBGA-N114)

PLASTIC BALL GRID ARRAY



NOTES: A. All lined


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. MicroStar BGA™ configuration.
- D. Falls within JEDEC MO-205 variation DC.
- E. This package is tin-lead (SnPb). Refer to the 114 ZKF package (drawing 4204494) for lead-free.

MicroStar BGA is a trademark of Texas Instruments.



ZKF (R-PBGA-N114)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. MicroStar BGA™ configuration
- D. Falls within JEDEC MO-205 variation DC.
- E. This package is lead-free. Refer to the 114 GKF package (drawing 4188954) for tin-lead (SnPb).

MicroStar BGA is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated