SCES0500-AUGUST 1995-REVISED SEPTEMBER 2004

#### **FEATURES**

- Member of the Texas Instruments Widebus™
  Family
- Operates From 1.65 V to 3.6 V
- Max t<sub>pd</sub> of 5.2 ns at 3.3 V
- ±24-mA Output Drive at 3.3 V
- All Outputs Have Equivalent 26- $\Omega$  Series Resistors, So No External Resistors Are Required
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

#### **DESCRIPTION/ORDERING INFORMATION**

This 12-bit to 24-bit registered bus exchanger is designed for 1.65-V to 3.6-V  $\rm V_{\rm CC}$  operation.

The SN74ALVCHR16269A is used in applications in which two ports must be multiplexed onto, or demultiplexed from, a single port. It is particularly suitable as an interface between synchronous DRAMs and high-speed microprocessors.

Data is stored in the internal B-port registers on the low-to-high transition of the clock (CLK) input, when the appropriate clock-enable (CLKENA) inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B port. For data transfer in the B-to-A

# DGG, DGV, OR DL PACKAGE (TOP VIEW)

		U		<b>-</b>
OEA [				OEB2
OEB1				CLKENA2
2B3 [				] 2B4
GND [	4		53	GND
2B2 [	5		52	] 2B5
2B1 [	6		51	] 2B6
v <sub>cc</sub> [	7		50	]v <sub>cc</sub>
A1 [	8		49	]2B7
A2 [	9		48	]2B8
АЗ [	10		47	] 2B9
GND [	11		46	GND
A4 [	12		45	2B10
A5 [	13		44	]2B11
A6 [	14			2B12
A7 [	15		42	]1B12
A8 [	16		41	] 1B11
A9 [	17		40	]1B10
GND [	18			GND
A10 [	19		38	] 1B9
A11 [	20		37	]1B8
A12 [	21		36	] 1B7
V <sub>CC</sub> [	22		35	]v <sub>cc</sub>
1B1 [	23		34	]1B6
1B2 [	24		33	] 1B5
GND [	25		32	GND
1B3 [	26		31	]1B4
NC [	27		30	CLKENA1
SEL [	28		29	CLK
				J

NC - No internal connection

direction, a single storage register is provided. The select (SEL) line selects 1B or 2B data for the A outputs. The register on the A output permits the fastest possible data transfer, thus extending the period during which the data is valid on the bus. The control terminals are registered so that all transactions are synchronous with CLK. Data flow is controlled by the active-low output enables (OEA, OEB1, and OEB2).

#### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP – DL	Tube	SN74ALVCHR16269AL	AL V/CLID46260A
40°C to 05°C	330P - DL	Tape and reel	SN74ALVCHR16269ALR	ALVCHR16269A
-40°C to 85°C	TSSOP - DGG	Tape and reel	SN74ALVCHR16269AGR	ALVCHR16269A
	TVSOP - DGV	Tape and reel	SN74ALVCHR16269AVR	VR269A

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

SCES050O-AUGUST 1995-REVISED SEPTEMBER 2004



## **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

To ensure the high-impedance state during power up or power down, a clock pulse should be applied as soon as possible, and  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Due to  $\overline{OE}$  being routed through a register, the active state of the outputs cannot be determined prior to the arrival of the first clock pulse.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

All outputs are designed to sink up to 12 mA and include equivalent 26- $\Omega$  resistors to reduce overshoot and undershoot.

#### **FUNCTION TABLES**

#### **OUTPUT ENABLE**

	INPUTS	OUTPUTS		
CLK	OEA	OEB	Α	1B, 2B
1	Н	Н	Z	Z
1	Н	L	z	Active
1	L	Н	Active	Z
1	L	L	Active	Active

#### A-TO-B STORAGE ( $\overline{OEB} = L$ )

	INPUTS						
CLKENA1	<b>CLKENA2</b>	CLK	Α	1B	2B		
L	Н	1	L	L	2B <sub>0</sub> <sup>(1)</sup>		
L	Н	$\uparrow$	Н	Н	$2B_0^{(1)}$		
L	L	$\uparrow$	L	L	L		
L	L	$\uparrow$	Н	Н	Н		
Н	L	$\uparrow$	L	1B <sub>0</sub> <sup>(1)</sup>	L		
н	L	$\uparrow$	Н	1B <sub>0</sub> <sup>(1)</sup>	Н		
н	Н	Χ	Χ	1B <sub>0</sub> <sup>(1)</sup>	2B <sub>0</sub> <sup>(1)</sup>		

 Output level before the indicated steady-state input conditions were established

B-TO-A STORAGE ( $\overline{OEA} = L$ )


	INP	OUTPUT		
CLK	SEL	1B	2B	Α
Х	Н	Х	Х	A <sub>0</sub> <sup>(1)</sup>
X	L	Χ	Х	A <sub>0</sub> <sup>(1)</sup> A <sub>0</sub> <sup>(1)</sup>
1	Н	L	Х	L
1	Н	Н	Х	Н
1	L	Χ	L	L
1	L	Χ	Н	Н

 Output level before the indicated steady-state input conditions were established



SCES0500-AUGUST 1995-REVISED SEPTEMBER 2004

# LOGIC DIAGRAM (POSITIVE LOGIC)







## ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage range			-0.5	4.6	V	
	Input valtage renge	Except I/O ports (2)		-0.5	4.6	V	
V <sub>I</sub>	Input voltage range	I/O ports <sup>(2)(3)</sup>		-0.5	V <sub>CC</sub> + 0.5	V	
Vo	Output voltage range <sup>(2)(3)</sup>				V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0			-50	mA	
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0			-50	mA	
Io	Continuous output current				±50	mA	
	Continuous current through each V <sub>CC</sub> or GND				±100	mA	
		DGG package			64		
$\theta_{JA}$	Package thermal impedance (4)	DGV package			48	°C/W	
		DL package	DL package		56		
T <sub>stg</sub>	Storage temperature range			-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# **RECOMMENDED OPERATING CONDITIONS**(1)

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		1.65	3.6	V	
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
-	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$			0.8		
VI	Input voltage	·	0	V <sub>cc</sub>	V	
Vo	Output voltage		0	V <sub>CC</sub>	V	
		V <sub>CC</sub> = 1.65 V		-2		
	High level output ourrent	V <sub>CC</sub> = 2.3 V		-6	mA	
I <sub>OH</sub>	High-level output current	$V_{CC} = 2.7 \text{ V}$		-8	IIIA	
		V <sub>CC</sub> = 3 V		-12		
		V <sub>CC</sub> = 1.65 V		2		
	Lour loval output ourrent	V <sub>CC</sub> = 2.3 V		6	A	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.7 V		8	mA	
		V <sub>CC</sub> = 3 V		12		
Δt/Δν	Input transition rise or fall rate			10	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

<sup>(1)</sup> All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> This value is limited to 4.6 V, maximum.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

SCES0500-AUGUST 1995-REVISED SEPTEMBER 2004


#### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN TYP(1)	MAX	UNIT
	$I_{OH} = -100  \mu A$	1.65 V to 3.6 V	V <sub>CC</sub> - 0.2		
	$I_{OH} = -2 \text{ mA}$	1.65 V	1.2		
	$I_{OH} = -4 \text{ mA}$	2.3 V	1.9		
V <sub>OH</sub>	1 - 6 mA	2.3 V	1.7		V
	$I_{OH} = -6 \text{ mA}$	3 V	2.4		
	$I_{OH} = -8 \text{ mA}$	2.7 V	2		
	$I_{OH} = -12 \text{ mA}$	3 V	2		
	$I_{OL} = 100  \mu A$	1.65 V to 3.6 V		0.2	
	I <sub>OL</sub> = 2 mA	1.65 V		0.45	
	I <sub>OL</sub> = 4 mA	2.3 V		0.4	
V <sub>OL</sub>	I 6 m A	2.3 V		0.55	V
	I <sub>OL</sub> = 6 mA	3 V		0.55	
	I <sub>OL</sub> = 8 mA	2.7 V		0.6	
	I <sub>OL</sub> = 12 mA	3 V		0.8	
I <sub>I</sub>	$V_I = V_{CC}$ or GND	3.6 V		±5	μΑ
	V <sub>I</sub> = 0.58 V	1 CE V	25		
	V <sub>I</sub> = 1.07 V	1.65 V	-25		
	V <sub>I</sub> = 0.7 V	221/	45		
I <sub>I(hold)</sub>	V <sub>I</sub> = 1.7 V	2.3 V	-45		μΑ
	V <sub>1</sub> = 0.8 V	0.14	75		
	V <sub>I</sub> = 2 V	3 V	-75		
	$V_1 = 0 \text{ to } 3.6 \text{ V}^{(2)}$	3.6 V	,	±500	
I <sub>OZ</sub> (3)	$V_O = V_{CC}$ or GND	3.6 V		±10	μΑ
I <sub>CC</sub>	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		40	μΑ
Δl <sub>CC</sub>	One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V		750	μА
C <sub>i</sub> Control inputs	$V_{I} = V_{CC}$ or GND	3.3 V	5		pF
C <sub>io</sub> A or B ports	$V_O = V_{CC}$ or GND	3.3 V	8.5		pF

All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to (2)

<sup>(3)</sup> For I/O ports, the parameter  $I_{OZ}$  includes the input leakage current.





#### **TIMING REQUIREMENTS**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			V <sub>CC</sub> =	1.8 V	V <sub>CC</sub> = ± 0.2	2.5 V 2 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = ± 0.	3.3 V 3 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock freque	ency		(1)		95		115		135	MHz
t <sub>w</sub>	Pulse duration	on, CLK high or low	(1)		5.2		4.3		3.3		ns
		A data before CLK↑	(1)		1.4		1.4		1		
		B data before CLK↑	(1)		1.6		1.5		1.1		
t <sub>su</sub>	Setup time	SEL before CLK↑	(1)		0.8		1.1		1.3		ns
		CLKENA1 or CLKENA2 before CLK↑	(1)		0.8		1		0.8		
		OE before CLK↑	(1)		1.7		1.6		1.2		
		A data after CLK↑	(1)		0.9		0.9		1.2		
		B data after CLK↑	(1)		0.8		0.6		1		
t <sub>h</sub>	Hold time	SEL after CLK↑	(1)		1.1		0.8		1.7		ns
		CLKENA1 or CLKENA2 after CLK↑	(1)		1.4		1		1.6		
		OE after CLK↑	(1)		0.9		0.8		1.2		

<sup>(1)</sup> This information was not available at the time of publication.

#### **SWITCHING CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	V <sub>CC</sub> = '	1.8 V	V <sub>CC</sub> = ± 0.2	2.5 V 2 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = : ± 0.3	3.3 V 3 V	UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			(1)		95		115		135		MHz
	CLK	В		(1)	2.3	7.7		6.9	2.2	5.8	20
r <sub>pd</sub>	CLK	A		(1)	1.9	6.4		5.8	2	5.2	ns
	CLK	В		(1)	2.5	7.7		6.9	2.3	5.8	
t <sub>en</sub>	CLK	A		(1)	2.2	6.7		6	2.1	5.3	ns
	CLK	В		(1)	3.3	8.1		6.7	2.4	6	
t <sub>dis</sub>	CLK	А		(1)	2.7	8		6.2	2.1	6	ns

<sup>(1)</sup> This information was not available at the time of publication.

#### **OPERATING CHARACTERISTICS**


 $T_A = 25^{\circ}C$ 

	PARAMETER		TEST	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	UNIT
	FARAMETER		CONDITIONS	TYP	TYP	TYP	ONIT
	Dower dissination consistence	Outputs enabled	C 0 f 10 MH=	(1)	142	172	pF
Cpc	Power dissipation capacitance	Outputs disabled	$C_L = 0, f = 10 \text{ MHz}$	(1)	115	129	ρг

<sup>(1)</sup> This information was not available at the time of publication.

SCES0500-AUGUST 1995-REVISED SEPTEMBER 2004


#### PARAMETER MEASUREMENT INFORMATION



TEST	<b>S</b> 1
t <sub>pd</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

LOAD CIRCUIT

v	INPUT		V	\ ,		6	V
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	R <sub>L</sub>	$oldsymbol{V}_\Delta$
1.8 V ± 0.15 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{\Omega} = 50 \Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

## DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

#### DL (R-PDSO-G\*\*)

#### **48 PINS SHOWN**

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

## DGG (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated