SDAS278 - JANUARY 1995

- Bidirectional Bus Transceivers in High-Density 20-Pin Packages
- True Logic
- 3-State Outputs
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus, depending on the level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.


The -1 version of the SN74ALS645A is identical to the standard version, except that the recommended maximum I_{OL} is increased to 48 mA. There is no -1 version of the SN54ALS645A.

The SN54ALS645A and SN54AS645 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS645A and SN74AS645 are characterized for operation from 0°C to 70°C.

SN54ALS645A, SN54AS645 . . . J PACKAGE SN74ALS645A, SN74AS645 . . . DW OR N PACKAGE (TOP VIEW)



SN54ALS645A, SN54AS645 . . . FK PACKAGE (TOP VIEW)



FUNCTION TABLE

INP	UTS	ODED ATION
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	X	Isolation


SN54ALS645A, SN54AS645, SN74ALS645A, SN74AS645 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SDAS278 - JANUARY 1995

logic symbol†

OE DIR 3 EN1 [BA] 3 EN2 [AB] 18 В1 \triangleright 2 ▽ 17 B2 16 **A3 B3** 15 **B**4 Α4 14 Α5 **B5** 13 **B6** A6 12 Α7 **B7** 11 **A8 B8**

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Input voltage, V _I : All inputs	
I/O ports	5.5 V
Operating free-air temperature range, TA: SN54A	LS645A –55°C to 125°C
SN74A	LS645A 0°C to 70°C
Storage temperature range	65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54ALS645A			SN74ALS645A			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vсс	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.7			0.8	V
IOH	High-level output current			-12			-15	mA
la.	Low lovel output ourrent			12			24	mA
lOL	Low-level output current						48§	IIIA
TA	Operating free-air temperature	-55		125	0		70	°C

[§] Applies only to the -1 version and only if V_{CC} is between 4.75 V and 5.25 V



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54ALS645A, SN54AS645, SN74ALS645A, SN74AS645 **OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

SDAS278 – JANUARY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED	TEST CON	IDITIONS	SN5	4ALS64	5A	SN7	74ALS64	5A	UNIT
	PARAMETER	TEST CON	IDITIONS	MIN	TYP [†]	MAX	MIN	TYP	MAX	UNII
٧ıĸ		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.5			-1.5	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2)		V _{CC} -2	2		
\/a			$I_{OH} = -3 \text{ mA}$	2.4	3.2		2.4	3.2] ,
VOH		V _{CC} = 4.5 V	$I_{OH} = -12 \text{ mA}$	2						V
			$I_{OH} = -15 \text{ mA}$				2			
			I _{OL} = 12 mA		0.25	0.4		0.25	0.4	
VOL		V _{CC} = 4.5 V	$I_{OL} = 24 \text{ mA}$					0.35	0.5	V
			$I_{OL} = 48 \text{ mA}^{\ddagger}$					0.35	0.5	
1.	Control inputs	V _{CC} = 5.5 V	V _I = 7 V			0.1			0.1	mA
11	A or B ports	vCC = 3.3 v	V _I = 5.5 V			0.1			0.1	IIIA
	Control inputs	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ
lін	A or B ports§	VCC = 5.5 V,	V = 2.7 V		20			20		
1	Control inputs	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.1			-0.1	mA
IIL	A or B ports§	VCC = 5.5 V,	V = 0.4 V		-0.1				-0.1	IIIA
Io¶		$V_{CC} = 5.5 \text{ V},$	V _O = 2.25 V	-20		-112	-30		-112	mA
			Outputs high		30	48		30	45	
ICC		$V_{CC} = 5.5 \text{ V}$ Outpu	Outputs low		36	60		36	55	mA
			Outputs disabled		38	63		38	58	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _L R1 R2	_ = 50 pF l = 500	2,	,	UNIT
			S645A				
			MIN	MAX	MIN	MAX	
t _{PLH}	A or B	D A	1	19	3	10	ns
t _{PHL}	AUID	B or A	1	14	3	10	
^t PZH	ŌĒ	A D	2	30	5	20	ns
t _{PZL}	OE	A or B	2	29	5	20	115
^t PHZ	ŌĒ	A or B		14	2	10	ne
t _{PLZ}	OE .	AUIB	2	30	4	15	ns

[#] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



 $[\]ddagger$ Applies only to the -1 version and only if V_{CC} is between 4.75 V and 5.25 V § For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

SN54ALS645A, SN54AS645, SN74ALS645A, SN74AS645 **OCTAL BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS

SDAS278 - JANUARY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC}	7 V
Input voltage, V _I : All inputs	7 V
I/O ports	5.5 V
Operating free-air temperature range, T _A : SN54AS645	55°C to 125°C
SN74AS645	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

		SN54AS645		5	SI	N74AS64	15	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
IOH	High-level output current			-12			-15	mA
lOL	Low-level output current			48			64	mA
TA	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEOT 001	IDITIONS	SN	154AS64	15	SN	174AS64	15	LINUT	
	PARAMETER	TEST CON	NDITIONS	MIN	TYP‡	MAX	MIN	TYP [‡]	MAX	UNIT	
٧ıK		V _{CC} = 4.5 V,	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -2 \text{ mA}$	V _{CC} -2	2		V _{CC} -2				
\/ a		V _{CC} = 4.5 V	$I_{OH} = -3 \text{ mA}$	2.4	3.2		2.4	3.2		V	
VOH			$I_{OH} = -12 \text{ mA}$	2.4						V	
			$I_{OH} = -15 \text{ mA}$				2.4				
		V _{CC} = 4.5 V	I _{OL} = 48 mA		0.3	0.55					
VOL		VCC = 4.5 V	$I_{OL} = 64 \text{ mA}$					0.35	0.55	v	
1.	Control inputs		V _I = 7 V			0.1			0.1	mA	
11	A or B ports	V _{CC} = 5.5 V	V _I = 5.5 V		0.1			0.1		ША	
l	Control inputs	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μА	
ΙΗ	A or B ports§	VCC = 3.3 v,	V = 2.7 V		70			70		μΑ	
1	Control inputs	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.5			-0.5	mA	
ΊL	A or B ports§	VCC = 5.5 v,	V = 0.4 V		-0.75		-0.7		-0.75	1 mA	
IOI		$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.25 \text{ V}$	-50		-150	-50		-150	mA	
	_		Outputs high		62	97		62	97		
ICC		V _{CC} = 5.5 V	Outputs low		95	149		95	149	mA	
			Outputs disabled		79	123		79	123		

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[§] For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

SN54ALS645A, SN54AS645, SN74ALS645A, SN74AS645 **OCTAL BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS SDAS278 – JANUARY 1995


switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _L R1 R2 T _A	= 50 pF = 500 Ω = 500 Ω = MIN t	2, 2, o MAX†		UNIT	
			SN54AS645 SN74AS645					
			MIN	MAX	MIN	MAX		
^t PLH	A or B	D A	2	11	2	9.5	ns	
^t PHL	AOID	B or A	2	10.5	2	9	115	
^t PZH	ŌĒ	A D	2	12	2	11	ns	
^t PZL	OE .	A or B	2	12	2	10	113	
t _{PHZ}	ŌĒ	A or B	2	8	2	7	nc	
t _{PLZ}	OE .	AUIB	2	13	2	12	ns	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SDAS278 - JANUARY 1995

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: $PRR \le 1$ MHz, $t_f = t_f = 2$ ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms





PACKAGING INFORMATION

B4033012A	Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
8403301SA ACTIVE CFP W 20 1 TBD A42 N / A for Pkg Type	84033012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SN54ALS645AJ ACTIVE CDIP J 20 1 TBD A42 SNPB N / A for Pkg Type SN54AS645J ACTIVE CDIP J 20 1 TBD A42 SNPB N / A for Pkg Type SN74ALS645A-1DW ACTIVE SOIC DW 20 25 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no SNbB1 CN NIPDAU Level-1-260C-UNLIM CN NIPDAU Level-1-260C-U	8403301RA	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SN54AS645J ACTIVE CDIP J 20 1 TBD A42 SNPB N / A for Pkg Type	8403301SA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type
SN74ALS645A-1DW	SN54ALS645AJ	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SN74ALS645A-1DWR	SN54AS645J	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
No Sh/Br SN74ALS645A-1DWR	SN74ALS645A-1DW	ACTIVE	SOIC	DW	20	25		CU NIPDAU	Level-1-260C-UNLIM
SN74ALS645A-1DWRE4	SN74ALS645A-1DWE4	ACTIVE	SOIC	DW	20	25		CU NIPDAU	Level-1-260C-UNLIM
SN74ALS645A-1N	SN74ALS645A-1DWR	ACTIVE	SOIC	DW	20	2000		CU NIPDAU	Level-1-260C-UNLIM
SN74ALS645A-1N3	SN74ALS645A-1DWRE4	ACTIVE	SOIC	DW	20	2000		CU NIPDAU	Level-1-260C-UNLIM
SN74ALS645A-1NE4	SN74ALS645A-1N	ACTIVE	PDIP	N	20	20		CU NIPDAU	N / A for Pkg Type
SN74ALS645A-1NSR	SN74ALS645A-1N3	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI
SN74ALS645A-1NSRE4	SN74ALS645A-1NE4	ACTIVE	PDIP	N	20	20		CU NIPDAU	N / A for Pkg Type
SN74ALS645ADW	SN74ALS645A-1NSR	ACTIVE	SO	NS	20	2000		CU NIPDAU	Level-1-260C-UNLIM
SN74ALS645ADWRE4	SN74ALS645A-1NSRE4	ACTIVE	SO	NS	20	2000	`	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS645ADWR	SN74ALS645ADW	ACTIVE	SOIC	DW	20	25	,	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS645ADWRE4	SN74ALS645ADWE4	ACTIVE	SOIC	DW	20	25		CU NIPDAU	Level-1-260C-UNLIM
SN74ALS645AN	SN74ALS645ADWR	ACTIVE	SOIC	DW	20	2000	•	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS645AN3 OBSOLETE PDIP N 20 TBD Call TI Call TI	SN74ALS645ADWRE4	ACTIVE	SOIC	DW	20	2000		CU NIPDAU	Level-1-260C-UNLIM
SN74ALS645ANE4 ACTIVE PDIP N 20 20 Pb-Free (RoHS) CU NIPDAU N / A for Pkg Type SN74ALS645ANSR ACTIVE SO NS 20 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br) SN74ALS645ANSRE4 ACTIVE SO NS 20 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br) SN74AS645DW ACTIVE SOIC DW 20 25 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br) SN74AS645DWE4 ACTIVE SOIC DW 20 25 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br) SN74AS645DWR ACTIVE SOIC DW 20 25 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br) SN74AS645DWR ACTIVE SOIC DW 20 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br) SN74AS645DWRE4 ACTIVE SOIC DW 20 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)	SN74ALS645AN	ACTIVE	PDIP	N	20	20		CU NIPDAU	N / A for Pkg Type
SN74ALS645ANSR	SN74ALS645AN3	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI
SN74ALS645ANSRE4	SN74ALS645ANE4	ACTIVE	PDIP	N	20	20		CU NIPDAU	N / A for Pkg Type
SN74AS645DW	SN74ALS645ANSR	ACTIVE	so	NS	20	2000		CU NIPDAU	Level-1-260C-UNLIM
SN74AS645DWE4	SN74ALS645ANSRE4	ACTIVE	SO	NS	20	2000		CU NIPDAU	Level-1-260C-UNLIM
SN74AS645DWR ACTIVE SOIC DW 20 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br) SN74AS645DWRE4 ACTIVE SOIC DW 20 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)	SN74AS645DW	ACTIVE	SOIC	DW	20	25	Green (RoHS &	CU NIPDAU	Level-1-260C-UNLIM
no Sb/Br) SN74AS645DWRE4 ACTIVE SOIC DW 20 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)	SN74AS645DWE4	ACTIVE	SOIC	DW	20	25	,	CU NIPDAU	Level-1-260C-UNLIM
SN74AS645DWRE4 ACTIVE SOIC DW 20 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)	SN74AS645DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS &	CU NIPDAU	Level-1-260C-UNLIM
· · · · · · · · · · · · · · · · · · ·	SN74AS645DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS &	CU NIPDAU	Level-1-260C-UNLIM
	SN74AS645N	ACTIVE	PDIP	N	20	20		CU NIPDAU	N / A for Pkg Type



PACKAGE OPTION ADDENDUM

6-Dec-2006

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
						(RoHS)		
SN74AS645NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SNJ54ALS645AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54ALS645AJ	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54ALS645AW	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type
SNJ54AS645FK	OBSOLETE	LCCC	FK	20		TBD	Call TI	Call TI
SNJ54AS645J	ACTIVE	CDIP	J	20	1	TBD	A42 SNPB	N / A for Pkg Type
SNJ54AS645W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20



FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated