


- Available in the Texas Instruments
 NanoStar™ and NanoFree™ Packages
- Single-Supply Voltage Translator
- Possible Translation Sequences
 - 1.8 V to 3.3 V
 - 2.5 V to 3.3 V
 - 1.8 V to 2.5 V
 - 3.3 V to 2.5 V
- Multiple Functions in Single Package
- I_{off} Supports Partial-Power-Down Mode Operation



- Includes Schmitt-Trigger Inputs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



YEP OR YZP PACKAGE (BOTTOM VIEW)



description/ordering information

The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable applications. This family ensures a very low static- and dynamic-power consumption across the entire V_{CC} range of 0.8 V to 3.6 V, resulting in increased battery life (see Figure 1). This product also maintains excellent signal integrity (see the very low undershoot and overshoot characteristics shown in Figure 2).




Figure 1. AUP - The Lowest-Power Family




Figure 2. Excellent Signal Integrity

The SN74AUP1T98 features configurable multiple functions along with level-translation capability. The output state is determined by eight patterns of 3-bit input. The user can choose the logic functions MUX, AND, OR, NAND, NOR, inverter, and noninverter. All inputs can be connected to V_{CC} or GND.

The AUP1T98 is optimized to perform 1.8-V to 3.3-V translation. Since this device has only one supply-voltage pin, it eliminates the need for a second LDO to be routed to the level-translation device.

This device functions as an independent gate with Schmitt-trigger inputs, which allows for slow input transition and better switching noise immunity at the input.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoStar and NanoFree are trademarks of Texas Instruments.



description/ordering information (continued)

NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

ORDERING INFORMATION


TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING [‡]	
	NanoStar™ – WCSP (DSBGA) 0.23-mm Large Bump – YEP	Tape and reel	SN74AUP1T98YEPR	TI	
-40°C to 85°C	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)	Tape and reel	SN74AUP1T98YZPR	TK_	
	SOT (SOT-23) – DBV	Tape and reel	SN74AUP1T98DBVR	HT6_	
	SOT (SC-70) - DCK	Tape and reel	SN74AUP1T98DCKR	TK_	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

	INPUTS		ОИТРИТ
С	В	Α	Υ
L	L	L	Н
L	L	Н	Н
L	Н	L	L
L	Н	Н	L
Н	L	L	Н
Н	L	Н	L
Н	Н	L	Н
Н	Н	Н	L

logic diagram (positive logic)





DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site. YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).

SN74AUP1T98 SINGLE-SUPPLY VOLTAGE TRANSLATOR

SCES614 - OCTOBER 2004

FUNCTION SELECTION TABLE

LOGIC FUNCTION	FIGURE NO.
2-to-1 data selector with inverted output	3
2-input NAND gate	4
2-input NOR gate with one inverted input	5
2-input AND gate with one inverted input	5
2-input NAND gate with one inverted input	6
2-input OR gate with one inverted input	6
2-input NOR gate	7
Noninverted buffer	8
Inverter	9

logic configurations




Figure 3. 2-to-1 Data Selector With Inverted Output When C is L, Y = $\frac{B}{A}$ When C is H, Y = $\frac{A}{A}$




Figure 4. 2-Input NAND Gate




Figure 5. 2-Input NOR Gate
With One Inverted Input
2-Input AND Gate With One Inverted Input




Figure 6. 2-Input NAND Gate
With One Inverted Input
2-Input OR Gate With One Inverted Input




Figure 7. 2-Input NOR Gate




Figure 8. Noninverted Buffer




Figure 9. Inverter



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	-0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	-0.5 V to 4.6 V
Output voltage range in the high or low state, V _O (see Note 1)	V to V_{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	±20 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ _{JA} (see Note 2): DBV package	165°C/W
DCK package	259°C/W
YEP/YZP package	123°C/W
Storage temperature range, T _{stq}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
Vcc	Supply voltage		2.3	3.6	V
VI	Input voltage		0	3.6	V
Vo	Output voltage		0	VCC	V
	High level systems suggest	V _{CC} = 2.3 V		-3.1	A
ІОН	High-level output current	V _{CC} = 3 V		-4	mA
	Lave lavel autout aumant	V _{CC} = 2.3 V		3.1	A
lor	Low-level output current	V _{CC} = 3 V		4	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 2.3 \text{ V to } 3.6 \text{ V}$		200	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	VCC	T _A :	= 25°C	T _A = -40 TO 85°		UNIT	
			MIN	TYP MAX	MIN	MAX		
V _{T+} Positive-going		2.3 V to 2.7 V	0.6	1.1	0.6	1.1	V	
input threshold voltage		3 V to 3.6 V	0.75	1.16	0.75	1.19	V	
V _T _ Negative-going		2.3 V to 2.7 V	0.35	0.6	0.35	0.6	v	
input threshold voltage		3 V to 3.6 V	0.5	0.85	0.5	0.85	·	
ΔVT		2.3 V to 2.7 V	0.23	0.6	0.2	0.6	.,	
Hysteresis (V _{T+} – V _{T-})		3 V to 3.6 V	0.25	0.56	0.25	0.56	V	
	I _{OH} = -20 μA	2.3 V to 3.6 V	V _{CC} - 0.1		V _{CC} - 0.1			
	$I_{OH} = -2.3 \text{ mA}$	0.01/	2.05		1.97			
Vон	$I_{OH} = -3.1 \text{ mA}$	2.3 V	1.9		1.85		V	
	$I_{OH} = -2.7 \text{ mA}$	0.1/	2.72		2.67			
	$I_{OH} = -4 \text{ mA}$	3 V	2.6		2.55			
	$I_{OL} = 20 \mu A$	2.3 V to 3.6 V		0.1		0.1		
	$I_{OL} = 2.3 \text{ mA}$	2.21/		0.31		0.33]	
VOL	I _{OL} = 3.1 mA	2.3 V		0.44		0.45	V	
	$I_{OL} = 2.7 \text{ mA}$	2.1/		0.31		0.33		
	I _{OL} = 4 mA	3 V		0.44		0.45		
I _I All inputs	$V_I = 3.6 \text{ V or GND}$	0 V to 3.6 V		0.1		0.5	μΑ	
loff	V_I or $V_O = 0 V$ to 3.6 V	0 V		0.1		0.5	μΑ	
$\Delta I_{ extsf{Off}}$	V_I or $V_O = 5.5 V$	0 V to 0.2 V		0.2		0.5	μΑ	
Icc	$V_{I} = 3.6 \text{ V or GND}, I_{O} = 0$	2.3 V to 3.6 V		0.5		0.9	μΑ	
Al	One input at 0.3 V or 1.1 V, Other inputs at 0 or V _{CC} , I _O = 0	2.3 V to 2.7 V				4		
ΔICC	One input at 0.45 V or 1.2 V, Other inputs at 0 or V _{CC} , I _O = 0	3 V to 3.6 V				12	μА	
C _i	$V_I = V_{CC}$ or GND	3.3 V		1.5			pF	
Co	V _O = V _{CC} or GND	3.3 V		3			pF	

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V, V_I = 1.8 V \pm 0.15 V (unless otherwise noted) (see Figure 10)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL	T _A = 25°C			T _A = - TO 8	UNIT	
				MIN	TYP	MAX	MIN	MAX	
			5 pF	1.8	2.3	2.9	0.5	6.8	
			10 pF	2.3	2.8	3.4	1	7.9	
^t pd A, B, or C	Y	15 pF	2.6	3.1	3.8	1	8.7	ns	
			30 pF	3.8	4.4	5.1	1.5	10.8	



switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V $_{\pm}$ 0.2 V, V_{I} = 2.5 V $_{\pm}$ 0.2 V (unless otherwise noted) (see Figure 10)

PARAMETER	FROM TO (OUTPUT)			CL	T,	4 = 25°C	;	T _A = - TO 8		UNIT
			_	MIN	TYP	MAX	MIN	MAX		
^t pd A, B, c			5 pF	1.8	2.3	3.1	0.5	6		
	A B or C	~	10 pF	2.2	2.8	3.5	1	7.1	20	
	A, B, or C	Y	15 pF	2.6	3.2	5.2	1	7.9	ns	
			30 pF	3.7	4.4	5.2	1.5	10		

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V $_{\pm}$ 0.2 V, V_I = 3.3 V $_{\pm}$ 0.3 V (unless otherwise noted) (see Figure 10)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL	T,	4 = 25°C	;	T _A = - TO 8	UNIT	
				MIN	TYP	MAX	MIN	MAX]
t _{pd}		Y	5 pF	2	2.7	3.5	0.5	5.5	
	A D == C		10 pF	2.4	3.1	3.9	1	6.5	
	A, B, or C		15 pF	2.8	3.5	4.3	1	7.4	ns
			30 pF	4	4.7	5.5	1.5	9.5	

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V $_{\pm}$ 0.3 V, V_{I} = 1.8 V $_{\pm}$ 0.15 V (unless otherwise noted) (see Figure 10)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL	T,	λ = 25°C	;	T _A = -	UNIT	
				MIN	TYP	MAX	MIN	MAX]
t _{pd} A, B, or		Y	5 pF	1.6	2	2.5	0.5	8	
	A B or C		10 pF	2	2.4	2.9	1	8.5	
	A, B, or C		15 pF	2.3	2.8	3.3	1	9.1	ns
			30 pF	3.4	3.9	4.4	1.5	9.8	

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V $_{\pm}$ 0.3 V, V_{I} = 2.5 V $_{\pm}$ 0.2 V (unless otherwise noted) (see Figure 10)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL	T _A = 25°C			T _A = -40°C TO 85°C		UNIT
				MIN	TYP	MAX	MIN	MAX	
		Y	5 pF	1.6	1.9	2.4	0.5	5.3	
. .			10 pF	2	2.3	2.7	1	6.1	
tpd A, B, or C	A, B, or C		15 pF	2.3	2.7	3.1	1	6.8	ns
			30 pF	3.4	3.8	4.2	1.5	8.5	

SN74AUP1T98 SINGLE-SUPPLY VOLTAGE TRANSLATOR

SCES614 - OCTOBER 2004


switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V $_{\pm}$ 0.3 V, V_{I} = 3.3 V $_{\pm}$ 0.3 V (unless otherwise noted) (see Figure 10)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL	Т,	դ = 25°C	;	T _A = -	UNIT	
			_	MIN	TYP	MAX	MIN	MAX	
^t pd A, E		Υ	5 pF	1.6	2.1	2.7	0.5	4.7	
	A B or C		10 pF	2	2.4	3	1	5.7	
	A, B, or C		15 pF	2.3	2.7	3.3	1	6.2	ns
			30 pF	3.4	3.8	4.4	1.5	7.8	


operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TECT COMPITIONS	V _{CC} = 2.5 V	$V_{CC} = 3.3 V$	
	FARAINETER	TEST CONDITIONS TYP TYP	UNIT		
C _{pd}	Power dissipation capacitance	f = 10 MHz	4	5	pF

PARAMETER MEASUREMENT INFORMATION



	V_{CC} = 2.5 V \pm 0.2 V	V _{CC} = 3.3 V ± 0.3 V
C _L	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V _{MI}	V _I /2	V/2
V _{MO}	V _{CC} /2	V _{CC} /2



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS


NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , slew rate \geq 1 V/ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. tpLH and tpHL are the same as tpd.

Figure 10. Load Circuit and Voltage Waveforms

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-203

YZP (R-XBGA-N6)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.
- D. This package is lead-free. Refer to the 6 YEP package (drawing 4204725) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.



YEP (R-XBGA-N6)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. NanoStar \mathbf{M} package configuration.
- D. This package is tin-lead (SnPb). Refer to the 6 YZP package (drawing 4204741) for lead-free.

NanoStar is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated