
- Contains Six Flip-Flops With Single-Rail Outputs
- Buffered Clock and Direct Clear Inputs
- Applications Include: Buffer/Storage Registers Shift Registers

Pattern Generators

- Fully Buffered Outputs for Maximum Isolation From External Disturbances
- Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs



D OR N PACKAGE

description


This monolithic, positive-edge-triggered flip-flop utilizes TTL circuitry to implement D-type flip-flop logic with a direct clear (CLR) input. Information at the data (D) inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

The SN74F174A is characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each flip-flop)

INPUTS			OUTPUT
CLR	CLK	D	Q
Н	L	Х	Q ₀
Н	\uparrow	Н	Н
Н	\uparrow	L	L
L	Х	Χ	L


logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	1.2 V to 7 V
Input current range	30 mA to 5 mA
Voltage applied to any output in the high state	$\cdot \cdot -0.5 \text{ V to V}_{CC}$
Current into any output in the low state	40 mA
Operating free-air temperature range	0°C to 70°C
Storage temperature range	. −65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
liK	Input clamp current			-18	mA
ІОН	High-level output current			-1	mA
l _{OL}	Low-level output current			20	mA
TA	Operating free-air temperature	0		70	°C



NOTE 1: The input-voltage ratings may be exceeded provided the input-current ratings are observed.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			TYP [†]	MAX	UNIT
VIK	$V_{CC} = 4.5 V,$	I _I = – 18 mA			- 1.2	V
\/a	$V_{CC} = 4.5 V,$	$I_{OH} = -1 \text{ mA}$	2.5	3.4		V
Voн	$V_{CC} = 4.75 V,$	$I_{OH} = -1 \text{ mA}$	2.7			
V _{OL}	V _{CC} = 4.5 V,	$I_{OL} = 20 \text{ mA}$		0.3	0.5	V
ΙĮ	$V_{CC} = 5.5 V,$	V _I = 7 V			0.1	mA
lін	$V_{CC} = 5.5 V,$	V _I = 2.7 V			20	μΑ
lIL	$V_{CC} = 5.5 V,$	V _I = 0.5 V			- 0.6	mA
los [‡]	$V_{CC} = 5.5 V,$	VO = 0	- 60		- 150	mA
Іссн	V _{CC} = 5.5 V,	See Note 2		30	45	mA
ICCL	V _{CC} = 5.5 V,	See Note 3		39	55	mA

timing requirements

			V _{CC} =	V _{CC} = 5 V, T _A = 25°C		V _{CC} = 4.5 V to 5.5 V, T _A = MIN to MAX§			
			MIN	MAX	MIN	MAX	7		
f _{clock} Clock frequency		0	100	0	80	MHz			
t _W	Pulse duration	CLK high	4		4		ns		
		CLK low	6		6				
		CLR low	5		5				
t _{SU}	Setup time before CLK↑	Data high or low	4.5		4.5		ns		
		CLR high¶	5		5				
th	Hold time after CLK↑	Data high or low	0.5		1		ns		

[§] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics (see Note 4)

PARAMETER	PARAMETER FROM TO (OUTPUT)		V_{CC} = 5 V, C_L = 50 pF, R_L = 500 Ω, T_A = 25°C		V _{CC} = 4.5 C _L = 50 pl R _L = 500 C T _A = MIN t	UNIT		
			MIN	TYP	MAX	MIN	MAX	
f _{max}			100	140		80		MHz
^t PLH	CLK	Any Q	2.7	4.5	8	2.7	9	ns
t _{PHL}		Ally Q	3.4	4.2	10	3.3	11	115
^t PHL	CLR	Any Q	4.2	6.3	14	4.2	15	ns

NOTE 4: Load circuits and waveforms are shown in Section 1.



[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTES: 2. I_{CCH} is measured with all outputs open, all data inputs and enable input at 4.5 V, and the clock input at 4.5 V after being momentarily

^{3.} ICCL is measured with all outputs open, all data inputs and enable input at 0 V, and the clock input at 4.5 V after being momentarily grounded.

 $[\]P$ Inactive-state setup time is also referred to as recovery time.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated