SDFS058B - D293, MARCH 1987 - REVISED MAY 2002

- Contains Four Flip-Flops With Double-Rail Outputs
- Buffered Clock and Direct Clear Inputs
- Applications Include:
 - Buffer/Storage Registers
 - Shift Registers
 - Pattern Generators

description

This positive-edge-triggered flip-flop utilizes TTL circuitry to implement D-type flip-flop logic with a direct clear ($\overline{\text{CLR}}$) input. Information at the data (D) inputs meeting setup-time requirements is transferred to outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

D, N, OR NS PACKAGE								
(TOP VIEW)								
CLR [1	U	16] v _{cc}				
1Q [2		15] V _{CC}				
1Q [3		14	4Q				
1D [4		13] 4D				
2D [5		12] 3D				
2 <mark>Q</mark> [6		11	3Q				
2Q [7		10] 3Q				
GND [8		9	CLK				
				J				

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	PDIP – N	Tube	SN74F175N	SN74F175N
	SOIC - D	Tube	SN74F175D	F175
	3010 - D	Tape and reel	SN74F175DR	F175
	SOP - NS	Tape and reel	SN74F175NSR	74F175

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE


INPUTS			OUTI	PUTS
CLR	CLK	D	Q	Ø
L	Х	Х	L	Н
Н	\uparrow	Н	Н	L
Н	\uparrow	L	L	Н
Н	L	Х	Q_0	\overline{Q}_0



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		
Input current range		
Voltage range applied to any output in the high		
Package thermal impedance, θ _{JA} (see Note 2)		
•	N package	67°C/W
	NS package	64°C/W
Storage temperature range, T _{stg}		. –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input voltage ratings may be exceeded if the input current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
ΙΚ	Input clamp current			-18	mA
loн	High-level output current			-1	mA
lOL	Low-level output current			20	mA
TA	Operating free-air temperature	0		70	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
VIK	$V_{CC} = 4.5 \text{ V},$	$I_{ } = -18 \text{ mA}$			-1.2	V
VOH	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -1 \text{ mA}$	2.5	3.4		V
VOH	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -1 \text{ mA}$	2.7			V
V _{OL}	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 20 \text{ mA}$		0.3	0.5	V
lį	$V_{CC} = 5.5 \text{ V},$	V _I = 7 V			0.1	mA
lіН	$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V			20	μΑ
Ι _{ΙL}	$V_{CC} = 5.5 \text{ V},$	V _I = 0.5 V			- 0.6	mA
los [‡]	V _{CC} = 5.5 V,	VO = 0	-60		-150	mA
Icc	$V_{CC} = 5.5 \text{ V},$	See Note 4		22.5	34	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V _{CC} =	: 5 V, 25°C	MIN	MAX	UNIT	
			MIN	MAX				
fclock	Clock frequency			100		100	MHz	
	t _W Pulse duration	CLK high	4		4		ns	
t _w		CLK low	5		5			
		CLR low	5		5			
	Setup time, data before CLK↑	High or low	3		3		20	
t _{su}	Setup time, inactive state, data before CLK↑§	CLR high	5		5		ns	
t _h	Hold time, data after CLK↑	High or low	1		1		ns	

[§] Inactive-state setup time also is referred to as recovery time.

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V		UNIT
	(INPOT)	(001F01)	MIN	TYP	MAX	MIN	MAX	
f _{max}			100	140		100		MHz
^t PLH	CLK	CLK Q or $\overline{\mathbb{Q}}$	3.2	4.6	6.5	3.2	7.5	ns
^t PHL		QOIQ	3.2	6.1	8.5	3.2	9.5	115
^t PLH	CLR	Ια	3.2	6.1	8.5	3.2	9	20
^t PHL	OLK	Q	3.7	8.6	11.5	3.7	13	ns



[‡] Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

NOTE 4: I_{CC} is measured with outputs open, with 4.5 V applied to all data inputs after a momentary ground, followed by 4.5 V applied to CLK.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \,\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns, duty cycle = 50%.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated