
SCLS404F - APRIL 1998 - REVISED DECEMBER 2005

- 2-V to 5.5-V V<sub>CC</sub> Operation
- Max t<sub>pd</sub> of 9.5 ns at 5 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
  >2.3 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)


#### description/ordering information

The 'LV161A devices are 4-bit synchronous binary counters designed for 2-V to 5.5-V  $V_{\rm CC}$  operation.

#### SN54LV161A . . . J OR W PACKAGE SN74LV161A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)



## SN54LV161A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

#### ORDERING INFORMATION

TA	PACKA	GEŤ	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	0010 D	Tube of 40	SN74LV161AD	11/404 A
	SOIC – D	Reel of 2500	SN74LV161ADR	LV161A
	SOP – NS	Reel of 2000	SN74LV161ANSR	74LV161A
4000 to 0500	SSOP – DB	Reel of 2000	SN74LV161ADBR	LV161A
-40°C to 85°C		Tube of 90 SN74LV161APW		
	TSSOP - PW	Reel of 2000	SN74LV161APWR	LV161A
		Reel of 250	SN74LV161APWT	
	TVSOP - DGV	Reel of 2000	SN74LV161ADGVR	LV161A
	CDIP – J	Tube of 25	SNJ54LV161AJ	SNJ54LV161AJ
–55°C to 125°C	CFP – W	Tube of 150	SNJ54LV161AW	SNJ54LV161AW
	LCCC – FK	Tube of 55	SNJ54LV161AFK	SNJ54LV161AFK

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCLS404F - APRIL 1998 - REVISED DECEMBER 2005

#### description/ordering information (continued)

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes that normally are associated with synchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform.

These counters are fully programmable; that is, they can be preset to any number between 0 and 9 or 15. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.

The clear function for the 'LV161A devices is asynchronous. A low level at the clear (CLR) input sets all four of the flip-flop outputs low, regardless of the levels of the CLK, load (LOAD), or enable inputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are ENP, ENT, and a ripple-carry output (RCO). Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. Enabling RCO produces a high-level pulse while the count is maximum (9 or 15 with  $Q_A$  high). This high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level of CLK.

These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or  $\overline{\text{LOAD}}$ ) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.


These devices are fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

#### **FUNCTION TABLE**

	II	NPUTS				OUTI	PUTS			
CLR	LOAD	ENP	ENT	CLK	QA	QB	QC	QD	FUNCTION	
L	Х	Х	Χ	Х	L	L	L	L	Reset to "0"	
Н	L	X	Χ	$\uparrow$	A B C D Preset D				Preset Data	
Н	Н	X	L	$\uparrow$		No Change No				
Н	Н	L	Χ	$\uparrow$		No Change No C				
Н	Н	Н	Н	$\uparrow$		Count up Count				
Н	X	X	Χ	$\uparrow$		No CI	hange		No Count	



## logic diagram (positive logic)




<sup>†</sup> For simplicity, routing of complementary signals  $\overline{LD}$  and  $\overline{CK}$  is not shown on this overall logic diagram. The uses of these signals are shown on the logic diagram of the D/T flip-flops.


Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

SCLS404F - APRIL 1998 - REVISED DECEMBER 2005

## logic symbol, each D/T flip-flop



## logic diagram, each D/T flip-flop (positive logic)




 $<sup>^{\</sup>dagger}$  The origins of  $\overline{\text{LD}}$  and  $\overline{\text{CK}}$  are shown in the overall logic diagram of the device.

## typical clear, preset, count, and inhibit sequence

The following sequence is illustrated below:

- 1. Clear outputs to zero (asynchronous)
- 2. Preset to binary 12
- 3. Count to 13, 14, 15, 0, 1, and 2
- 4. Inhibit



SCLS404F - APRIL 1998 - REVISED DECEMBER 2005

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		
Input voltage range, V <sub>I</sub> (see Note 1)		
Output voltage range applied in high or low stat	te, VO (see Notes 1 and 2) .	$\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Voltage range applied to any output in the power	er-off state, V <sub>O</sub> (see Note 1)	–0.5 V to 7 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)		–20 mA
Output clamp current, IOK (VO < 0)		–50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )		±25 mA
Continuous current through V <sub>CC</sub> or GND		±50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3):	D package	73°C/W
	DB package	82°C/W
	DGV package	120°C/W
	NS package	64°C/W
	PW package	108°C/W
Storage temperature range, T <sub>stg</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. This value is limited to 5.5 V maximum.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



## recommended operating conditions (see Note 4)

			SN54LV	161A	SN74L	/161A	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2	5.5	2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		1.5		
	High level innerticate as	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V <sub>CC</sub> ×0.7		$V_{CC} \times 0.7$		V
$V_{IH}$	High-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		
		V <sub>CC</sub> = 2 V		0.5		0.5	
.,	Laurania and trade and	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V	CC×0.3	V	CC×0.3	V
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V	V	CC×0.3	V	CC×0.3	V
		V <sub>CC</sub> = 4.5 V to 5.5 V	V	CC × 0.3	V	CC×0.3	
٧ı	Input voltage		00	5.5	0	5.5	V
Vo	Output voltage		0	Vcc	0	VCC	V
		V <sub>CC</sub> = 2 V	Q.	-50		-50	μΑ
	Library and and an extension and	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-2		-2	
ЮН	High-level output current	V <sub>CC</sub> = 3 V to 3.6 V		-6		-6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-12		-12	
		$V_{CC} = 2 V$		50		50	μΑ
1	Laveland autout annuart	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2	
lOL	Low-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$		6		6	mA
		V <sub>CC</sub> = 4.5 V to 5.5 V		12		12	
		V <sub>CC</sub> = 2.3 V to 2.7 V	0	200	0	200	
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3 V \text{ to } 3.6 V$	0	100	0	100	ns/V
		V <sub>CC</sub> = 4.5 V to 5.5 V	0	20	0	20	
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		1	SN54LV161A	SN74LV161A	
PARAMETER	TEST CONDITIONS	VCC	MIN TYP MAX	MIN TYP MAX	UNIT
	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> -0.1	V <sub>CC</sub> -0.1	
.,	$I_{OH} = -2 \text{ mA}$	2.3 V	2	2	V
VOH	$I_{OH} = -6 \text{ mA}$	3 V	2.48	2.48	V
	I <sub>OH</sub> = -12 mA	4.5 V	3.8	3.8	
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V	0.1	0.1	
	I <sub>OL</sub> = 2 mA	2.3 V	0.4	0.4	V
VOL	I <sub>OL</sub> = 6 mA	3 V	0.44	0.44	V
	I <sub>OL</sub> = 12 mA	4.5 V	0.55	0.55	
lį	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V	±1	±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V	20	20	μΑ
l <sub>off</sub>	$V_I$ or $V_O = 0$ to 5.5 $V$	0	5	5	μΑ
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V	1.8	1.8	pF

SCLS404F - APRIL 1998 - REVISED DECEMBER 2005

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 1	25°C	SN54L	V161A	SN74L\	/161A	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Dulas duration	CLK high or low	7		7		7		
t <sub>W</sub>	Pulse duration	CLR low	7		7	4	7		ns
		CLR	4.5		4.5	15.11	4.5		
	0	Data (A, B, C, and D)	7.5		8.5	71.	8.5		
tsu	Setup time before CLK↑	ENP, ENT	9.5		11		11		ns
		LOAD low	10		11.5		11.5		
t <sub>h</sub>	Hold time, all synchronous inputs after CLK↑		1.5		1.5		1.5		ns

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

			$T_A = 2$	25°C	SN54L	V161A	SN74L\	/161A	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
_	Dulas direction	CLK high or low	5		5		5		
t <sub>w</sub>	Pulse duration	CLR low	5		5	4	5		ns
		CLR	2.5		2.5	15.71	2.5		
١.	0	Data (A, B, C, and D)	5.5		6.5	71.	6.5		
tsu	Setup time before CLK↑	ENP, ENT	7.5		9		9		ns
		LOAD low	8		9.5		9.5		
t <sub>h</sub>	Hold time, all synchronous inputs after CLK↑		1		1		1		ns

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

			$T_A = 2$	25°C	SN54L	V161A	SN74L\	/161A	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Dulas duration	CLK high or low	5		5		5		
t <sub>w</sub>	Pulse duration	CLR low	5		5	4	5		ns
		CLR	1.5		1.5	10.71	1.5		
١.	0	Data (A, B, C, and D)	4.5		4.5	71.	4.5		
t <sub>su</sub>	Setup time before CLK↑	ENP, ENT	5		6		6		ns
		LOAD low	5		6		6		
t <sub>h</sub>	Hold time, all synchronous inputs after CLK↑		1		1		1		ns

SCLS404F - APRIL 1998 - REVISED DECEMBER 2005

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

242445752	FROM	то	LOAD	T,	Δ = 25°C	;	SN54L\	/161A	SN74L	V161A	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f			C <sub>L</sub> = 15 pF	50*	125*		40*		40		MHz
fmax			C <sub>L</sub> = 50 pF	30	95		25		25		IVII IZ
		Q			7.9*	16.2*	1*	19.5*	1	19.5	
	CLK	RCO (count mode)			8.9*	17*	1*	20.5*	1	20.5	
<sup>t</sup> pd		RCO (preset mode)	C <sub>L</sub> = 15 pF		11.9*	20.6*	1*	24.5*	1	24.5	ns
	ENT	RCO			8.3*	15.7*	1*	19*	1	19	
		Q			8.8*	17*	1* 4	20.5*	1	20.5	
<sup>t</sup> PHL	CLR	RCO			9.8*	16.6*	1*	20*	1	20	
		Q			10.5	19.2	01	22.5	1	22.5	
	CLK	RCO (count mode)			11.7	20	1	23.5	1	23.5	
<sup>t</sup> pd		RCO (preset mode)	C <sub>L</sub> = 50 pF		14.5	23.6	1	27.5	1	27.5	ns
	ENT	RCO			11	18.7	1	22	1	22	
<b></b>	CLD	Q			11.4	20	1	23.5	1	23.5	
<sup>t</sup> PHL	CLR	RCO			12.6	19.6	1	23	1	23	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

SCLS404F - APRIL 1998 - REVISED DECEMBER 2005

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

	FROM	то	LOAD	T,	4 = 25°C	;	SN54L	V161A	SN74L	/161A	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f			C <sub>L</sub> = 15 pF*	80*	165*		70*		70		MHz
f <sub>max</sub>			C <sub>L</sub> = 50 pF	55	125		50		50		IVITZ
		Q			6	12.8	1*	15*	1	15	
	CLK	RCO (count mode)			6.7	13.6	1*	16*	1	16	
<sup>t</sup> pd*		RCO (preset mode)	C <sub>L</sub> = 15 pF		8.6	17.2	1*	20*	1	20	ns
	ENT	RCO			6.2	12.3	1*	14.5*	1	14.5	
		Q			6.5	13.6	1*,4	16*	1	16	
<sup>t</sup> PHL*	CLR	RCO			7.2	13.2	1*	15.5*	1	15.5	
		Q			7.8	16.3	01	18.5	1	18.5	
	CLK	RCO (count mode)			8.7	17.1	1	19.5	1	19.5	
<sup>t</sup> pd		RCO (preset mode)	C <sub>L</sub> = 50 pF		10.6	20.7	1	23.5	1	23.5	ns
	ENT	RCO			8.3	15.8	1	18	1	18	
4	CLD	Q			8.4	17.1	1	19.5	1	19.5	
<sup>t</sup> PHL	CLR	RCO			9.2	16.7	1	19	1	19	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

	FROM	то	LOAD	T,	Δ = 25°C	;	SN54L\	/161A	SN74L	V161A	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f			C <sub>L</sub> = 15 pF	135*	220		115*		115		MHz
fmax			C <sub>L</sub> = 50 pF	95	165		85		85		IVITIZ
		Q			4.5*	8.1*	1*	9.5*	1	9.5	
	CLK	RCO (count mode)			5.1*	8.1*	1*	9.5*	1	9.5	
<sup>t</sup> pd		RCO (preset mode)	C <sub>L</sub> = 15 pF		6.3*	10.3*	1*	12*	1	12	ns
	ENT	RCO			4.8*	8.1*	1*	9.5*	1	9.5	
		Q			4.9*	9*	1*,<	10.5*	1	10.5	
<sup>t</sup> PHL	CLR	RCO			5.5*	8.6*		10*	1	10	
		Q			5.9	10.1	O <sup>1</sup>	11.5	1	11.5	
	CLK	RCO (count mode)			6.6	10.1	1	11.5	1	11.5	
<sup>t</sup> pd		RCO (preset mode)	C <sub>L</sub> = 50 pF		7.8	12.3	1	14	1	14	ns
	ENT	RCO			6.1	10.1	1	11.5	1	11.5	
4	CLR	Q			6.3	11	1	12.5	1	12.5	
<sup>t</sup> PHL	CLK	RCO			6.9	10.6	1	12	1	12	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

## noise characteristics, $V_{CC}$ = 3.3 V, $C_L$ = 50 pF, $T_A$ = 25°C (see Note 5)


	DADAMETED	SN	74LV161	Α	
	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.3	0.8	V
V <sub>OL</sub> (V)	Quiet output, minimum dynamic VOL		-0.2	-0.8	V
VOH(V)	Quiet output, minimum dynamic VOH		3		V
VIH(D)	High-level dynamic input voltage	2.31			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.99	V

NOTE 5: Characteristics are for surface-mount packages only.

## operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	VCC	TYP	UNIT
C . Davis	Dower dissination conscitones	C. FO. F. 10 MIL-	3.3 V	23.6	
Cpd	Power dissipation capacitance	$C_L = 50 \text{ pF},  f = 10 \text{ MHz}$	5 V	25.8	pF

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics:  $PRR \le 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_f \le 3 \text{ ns}$ ,  $t_f \le 3 \text{ ns}$ .
- D. The outputs are measured one at a time, with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. tpz and tpzH are the same as ten.
- G. tpHL and tpLH are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms









## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74LV161AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV161ADBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV161ADBRE4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV161ADBRG4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV161ADE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV161ADG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV161ADGVR	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV161ADGVRE4	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV161ADGVRG4	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV161ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV161ADRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV161ADRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV161ANSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV161ANSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV161ANSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV161APW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV161APWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV161APWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV161APWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV161APWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV161APWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV161APWT	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV161APWTE4	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV161APWTG4	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

 $<sup>^{(1)}</sup>$  The marketing status values are defined as follows:



#### PACKAGE OPTION ADDENDUM

4-Jun-2007

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV161ADBR	SSOP	DB	16	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74LV161ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV161ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV161ANSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV161APWR	TSSOP	PW	16	2000	330.0	12.4	7.0	5.6	1.6	8.0	12.0	Q1





\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV161ADBR	SSOP	DB	16	2000	346.0	346.0	33.0
SN74LV161ADGVR	TVSOP	DGV	16	2000	346.0	346.0	29.0
SN74LV161ADR	SOIC	D	16	2500	333.2	345.9	28.6
SN74LV161ANSR	SO	NS	16	2000	346.0	346.0	33.0
SN74LV161APWR	TSSOP	PW	16	2000	346.0	346.0	29.0

## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

## PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

## **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## DGV (R-PDSO-G\*\*)

#### 24 PINS SHOWN

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

## D (R-PDSO-G16)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated