


SCLS381J - AUGUST 1997 - REVISED AUGUST 2003

- 2-V to 5.5-V V_{CC} Operation
- Max t_{pd} of 8.5 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)







NC - No internal connection

description/ordering information

These dual positive-edge-triggered D-type flip-flops are designed for 2-V to 5.5-V V_{CC} operation.

ORDERING INFORMATION

TA	PACK	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RGY	Reel of 1000	SN74LV74ARGYR	LV74A
	SOIC - D	Tube of 50	SN74LV74AD	LV74A
	30IC = D	Reel of 2500	SN74LV74ADR	LV / 4A
	SOP – NS	Reel of 2000	SN74LV74ANSR	74LV74A
-40°C to 85°C	SSOP – DB	Reel of 2000	SN74LV74ADBR	LV74A
		Tube of 90	SN74LV74APW	
	TSSOP – PW	Reel of 2000	SN74LV74APWR	LV74A
		Reel of 250	SN74LV74APWT	
	TVSOP – DGV	Reel of 2000	SN74LV74ADGVR	LV74A
	CDIP – J	Tube of 25	SNJ54LV74AJ	SNJ54LV74AJ
−55°C to 125°C	CFP – W	Tube of 150	SNJ54LV74AW	SNJ54LV74AW
	LCCC – FK	Tube of 55	SNJ54LV74AFK	SNJ54LV74AFK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCLS381J - AUGUST 1997 - REVISED AUGUST 2003

description/ordering information (continued)

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) inputs meeting the setup-time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.


These devices are fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

FUNCTION TABLE

	INP	UTS		OUTI	PUTS
PRE	CLR	CLK	D	Q	Q
L	Н	Х	Χ	Н	L
Н	L	X	Χ	L	Н
L	L	X	Χ	н†	H [†]
Н	Н	\uparrow	Н	Н	L
Н	Н	\uparrow	L	L	Н
Н	Н	L	Χ	Q_0	\overline{Q}_0

[†] This configuration is nonstable; that is, it does not persist when $\overline{\mathsf{PRE}}$ or $\overline{\mathsf{CLR}}$ returns to its inactive (high) level.

logic diagram, each flip-flop (positive logic)



SN54LV74A, SN74LV74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS

SCLS381J - AUGUST 1997 - REVISED AUGUST 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Voltage range applied to any output in the high-impedance	0.5 v to r v
or power-off state, V_O (see Note 1)	–0.5 V to 7 V
Output voltage range, VO (see Notes 1 and 2)	
Input clamp current, I_{IK} ($V_I < 0$)	
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	
Continuous current through V _{CC} or GND	
Package thermal impedance, θ_{JA} (see Note 3): D package	86°C/W
(see Note 3): DB package	
(see Note 3): DGV package	
(see Note 3): NS package	76°C/W
(see Note 3): PW package	113°C/W
(see Note 4): RGY package	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.
- 4. The package thermal impedance is calculated in accordance with JESD 51-5.



SCLS381J - AUGUST 1997 - REVISED AUGUST 2003

recommended operating conditions (see Note 5)

			SN54	LV74A	SN74I	_V74A	UNIT
			MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
\ _{\/}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V _{CC} ×0.7		V _{CC} ×0.7		V
VIH	nigh-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	V _{CC} ×0.7		V _{CC} ×0.7		V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V _{CC} ×0.7		$V_{CC} \times 0.7$		
		V _{CC} = 2 V		0.5		0.5	
 V _{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V
VIL	Low-level iriput voltage	V _{CC} = 3 V to 3.6 V		V _{CC} ×0.3		$V_{CC} \times 0.3$	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	
٧ _I	Input voltage		0	5.5	0	5.5	V
٧o	Output voltage		0	V _C C	0	Vcc	V
		V _{CC} = 2 V		_50		-50	μΑ
	High-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	90	-2		-2	
ЮН	riigii-ievei output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	Q	-6		-6	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-12		-12	
		V _{CC} = 2 V		50		50	μΑ
	Low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2	
IOL	Low-level output current	V _{CC} = 3 V to 3.6 V		6		6	mA
		V _{CC} = 4.5 V to 5.5 V		12		12	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		200		200	
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 3 V \text{ to } 3.6 V$		100		100	ns/V
		V _{CC} = 4.5 V to 5.5 V		20		20	
TA	Operating free-air temperature	•	-55	125	-40	85	°C

NOTE 5: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	.,	SN54	4LV74A		SN7	4LV74A		UNIT
PARAMETER	TEST CONDITIONS	vcc	MIN	TYP	MAX	MIN	TYP	MAX	UNII
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} -0.1			V _{CC} -0.1			
Va.,	$I_{OH} = -2 \text{ mA}$	2.3 V	2			2			V
Voн	$I_{OH} = -6 \text{ mA}$	3 V	2.48			2.48			V
	I _{OH} = -12 mA	4.5 V	3.8	Š		3.8			
	I _{OL} = 50 μA	2 V to 5.5 V		, S	0.1			0.1	
Voi	I _{OL} = 2 mA	2.3 V		25	0.4			0.4	V
VOL	I _{OL} = 6 mA	3 V	Č	*	0.44			0.44	V
	I _{OL} = 12 mA	4.5 V	790		0.55			0.55	
lį	V _I = 5.5 V or GND	0 to 5.5 V	08		±1			±1	μΑ
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V	Q.		20			20	μΑ
l _{off}	V_I or $V_O = 0$ to 5.5 V	0			5			5	μΑ
C.	V _I = V _{CC} or GND	3.3 V		2			2		pF
C _i	Al = ACC OL GIAD	5 V		2			2		ρΓ

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

	PARAMETER		$T_A = 2$	25°C	SN54L	.V74A	SN74L	.V74A	UNIT
	PARAMETER		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Pulse duration	PRE or CLR low	8		9		9		no
t _w	ruise duration	CLK	8		9	10,01	9		ns
	Catura time a historia CLIVA	Data	8		9	, JII	9		no
t _{su}	Setup time before CLK↑	PRE or CLR inactive	7		7		7		ns
th	Hold time, data after CLK↑		0.5		0.5		0.5		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

	PARAMETER		T _A = 2	25°C	SN54L	.V74A	SN74L	.V74A	UNIT
	PARAMETER		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Γ.	Pulse duration	PRE or CLR low	6		7		7		no
t _W	ruise duration	CLK	6		7	N.C.	7		ns
	Catura time a historia CLIVA	Data	6		9	711	7		no
t _{su}	Setup time before CLK↑	PRE or CLR inactive	5		5		5		ns
t _h	Hold time, data after CLK↑		0.5		0.5	·	0.5		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

	PARAMETER		$T_A = 2$	25°C	SN54L	.V74A	SN74LV74A		UNIT
	PARAMETER		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
	Pulse duration	PRE or CLR low	5		5		5		no
t _W	ruise duration	CLK	5		5	10,74	5		ns
Ţ.	Catura tima hafara CLIVA	Data	5		5	M	5		no
t _{su}	Setup time before CLK↑	PRE or CLR inactive	3		3		3		ns
t _h	Hold time, data after CLK↑		0.5		0.5		0.5		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	4 = 25°C	;	SN54L	V74A	SN74L	.V74A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f			C _L = 15 pF	50*	100*		40*	1/5	40		MHz
f _{max}			$C_L = 50 pF$	30	70		25	761	25		IVII IZ
4 .	PRE or CLR	0.00	C 15 pE		9.8*	14.8*	1*,	17*	1	17	no
^t pd	CLK	Q or Q	C _L = 15 pF		11.1*	16.4*	15	19*	1	19	ns
4 .	PRE or CLR	Q or $\overline{\mathbb{Q}}$	C _I = 50 pF		13	17.4	Q ₁	20	1	20	no
^t pd	CLK	QuQ	CL = 50 pr		14.2	20	Q 1	23	1	23	ns

 $^{^{\}star}$ On products compliant to MIL-PRF-38535, this parameter is not production tested.



SN54LV74A, SN74LV74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS

SCLS381J - AUGUST 1997 - REVISED AUGUST 2003

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	4 = 25°C	;	SN54L	V74A	SN74L	V74A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
4			C _L = 15 pF	80*	140*		70*	1/5,	70		MHz
f _{max}			C _L = 50 pF	50	90		45	751	45		IVITZ
	PRE or CLR	<u> </u>	C. 45 pF		6.9*	12.3*	1*,	14.5*	1	14.5	
^t pd	CLK	Q or Q	C _L = 15 pF		7.9*	11.9*	150	14*	1	14	ns
	PRE or CLR	Q or $\overline{\mathbb{Q}}$	C: - 50 pF		9.2	15.8	21	18	1	18	no
^t pd	CLK	QUIQ	C _L = 50 pF		10.2	15.4	2 1	17.5	1	17.5	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	_A = 25°C	;	SN54L	V74A	SN74L	V74A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			C _L = 15 pF	130*	180*		110*	75	110		MHz
fmax			C _L = 50 pF	90	140		75	3/4	75		IVITIZ
	PRE or CLR		C: 45 pF		5*	7.7*	1*,	9*	1	9	
^t pd	CLK	Q or Q	C _L = 15 pF		5.6*	7.3*	15	8.5*	1	8.5	ns
+ .	PRE or CLR	Q or Q	C. = 50 pE		6.6	9.7	Q ₁	11	1	11	nc
^t pd	CLK	QUIQ	$C_L = 50 \text{ pF}$		7.2	9.3	2 1	10.5	1	10.5	ns

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C (see Note 6)

	PARAMETER	SN	74LV74	A	UNIT
	PARAMETER	MIN	TYP	MAX	UNIT
VOL(P)	Quiet output, maximum dynamic V _{OL}		0.1	0.8	V
V _{OL} (V)	Quiet output, minimum dynamic V _{OL}		0	-0.8	V
VOH(V)	Quiet output, minimum dynamic VOH		3.2		V
V _{IH(D)}	High-level dynamic input voltage	2.31			V
V _{IL(D)}	Low-level dynamic input voltage			0.99	V


NOTE 6: Characteristics are for surface-mount packages only.

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS		VCC	TYP	UNIT
C _{pd}	Power dissipation capacitance	$C_L = 50 \text{ pF},$	f = 10 MHz	3.3 V	21	pF
				5 V	23	



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \Omega$, $t_f \leq 3$ ns, $t_f \leq 3$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194




- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) package configuration.
 - The package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected ground leads.
 - E. Package complies to JEDEC MO-241 variation BA.



D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications			
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio		
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive		
DSP	dsp.ti.com	Broadband	www.ti.com/broadband		
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol		
Logic	logic.ti.com	Military	www.ti.com/military		
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork		
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security		
		Telephony	www.ti.com/telephony		
		Video & Imaging	www.ti.com/video		
		Wireless	www.ti.com/wireless		

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated