48 20E

47 II 1A1

46 🛮 1A2

45 [] GND

44 🛮 1A3

43 1 1A4

42 🛮 V_{CC}

41 2A1

40 2A2

39 [] GND

38 2A3 37 2A4

36 3A1

35 🛮 3A2

34 II GND

33 **1** 3A3

32 3A4

31 V_{CC} 30 4A1

29 🛮 4A2

28 GND

27 **[**] 4A3

26 🛮 4A4

25 II 3OE

DGG OR DL PACKAGE

(TOP VIEW)

10E

1Y1 **1**2

1Y2 🛮 3

GND []4

1Y3 🛮 5

1Y4 **[**]6

V_{CC} **Ц**7

2Y1 🛮 8

2Y2 **9**

GND 110

2Y3 11

2Y4 | 12

3Y1 13

3Y2 [] 14

GND Π 15

3Y3 **∏**16

3Y4 🛮 17

V_{CC} 🛮 18

4Y1 | 19

4Y2 20

GND ∏21

4Y3 22 4Y4 23

40E **∏**24

SCAS545 - OCTOBER 1995

- Member of the Texas Instruments
 Widebus™ Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 16-bit buffer/driver is designed for 2.7-V to $3.6\text{-V}\ \text{V}_{\text{CC}}$ operation.

The SN74LVC162244 is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (\overline{OE}) inputs. The outputs, which are designed to sink up to 12 mA, include 26- Ω resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC162244 is characterized for operation from -40° C to 85°C.

FUNCTION TABLE (each 4-bit buffer)

	INPU	JTS	OUTPUT
	OE	Α	Υ
	L	Н	Н
ı	L	L	L
	Н	Χ	Z




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.


TEXAS INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

logic symbol[†]



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCAS545 – OCTOBER 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		_0.5 \/ to 4.6 \/
Input voltage range, V _I (see Note 1)		-0.5 V to $4.6 V$
Output voltage range, VO (see Notes 1 and 2)	0.5	V to V_{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)		–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)		±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})		±50 mA
Continuous current through V _{CC} or GND		±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3):	DGG package	1 W
· · · · · · · · · · · · · · · · · · ·	DL package	1.4 W
Storage temperature range, T _{stq}		-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vсс	Supply voltage	voltage			V
VIH	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V
VIL	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V
٧ı	Input voltage			VCC	V
۷o	Output voltage		0	VCC	V
la	High-level output current	V _{CC} = 2.7 V		-8	mA
ЮН		V _{CC} = 3 V		-12	IIIA
lOL	Low-level output current	V _{CC} = 2.7 V		8	mA
	Low-level output current	V _{CC} = 3 V		12	IIIA
Δt/ΔV	Input transition rise or fall rate		0	10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74LVC162244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS545 – OCTOBER 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAI	RAMETER	TEST C	ONDITIONS	v _{cc} †	MIN	TYP‡	MAX	UNIT	
		I _{OH} = -100 μA		MIN to MAX	VCC-0).2			
\/o		$I_{OH} = -6 \text{ mA},$	V _{IH} = 2 V	3	2.4			V	
VOH		$I_{OH} = -8 \text{ mA},$	V _{IH} = 2 V	2.7	2				
		$I_{OH} = -12 \text{ mA},$	V _{IH} = 2 V	3	2				
\/o:		I _{OL} = 100 μA		MIN to MAX			0.2		
VOL		$I_{OL} = 6 \text{ mA},$	V _{IL} = 0.8 V	3			0.55	v	
		$I_{OL} = 8 \text{ mA},$	V _{IL} = 0.8 V	2.7			0.6	v	
		I _{OL} = 12 mA,	V _{IL} = 0.8 V	3			0.8		
lį		$V_I = V_{CC}$ or GND		3.6			±5	μΑ	
		V _I = 0.8 V		3	75				
I _{I(hold)}		V _I = 2 V		3	-75			μΑ	
		V _I = 0 to 3.6 V		3.6			± 500		
loz		$V_O = V_{CC}$ or GND		3.6			±10	μΑ	
ICC		V _I = V _{CC} or GND,	IO = 0	3.6			20	μΑ	
ΔlCC		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μΑ	
Ci	Control inputs	V _I = V _{CC} or GND	·	3.3		2.5		pF	
Co	A or B ports	$V_O = V_{CC}$ or GND		3.3		3.5		pF	

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		V _{CC} = 2.7 V		UNIT
PARAMETER			MIN	MAX	MIN	MAX	UNIT
^t pd	A	Υ	1.5	7	1.5	8	ns
^t en	ŌĒ	Υ	1.5	9	1.5	10	ns
^t dis	ŌĒ	Y	1.5	7	1.5	8	ns

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER		TEST COI	TYP	UNIT		
C _{pd}	Power dissipation capacitance per buffer/driver	Outputs enabled	C _L = 50 pF, f =	f = 10 MHz	20	~F
		Outputs disabled		I = IO WINZ	2	p⊦

[‡] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq 2.5$ ns. $t_f \leq 2.5$ ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated