### SN74LVCC3245A OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS


SCAS585O - NOVEMBER 1996 - REVISED AUGUST 2004

- Bidirectional Voltage Translator
- 2.3 V to 3.6 V on A Port and 3 V to 5.5 V on B Port
- Control Inputs V<sub>IH</sub>/V<sub>IL</sub> Levels Are Referenced to V<sub>CCA</sub> Voltage
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

### description/ordering information

This 8-bit (octal) noninverting bus transceiver contains two separate supply rails. The B port is designed to track  $V_{CCB}$ , which accepts voltages

DB, DBQ, DW, NS, OR PW PACKAGE (TOP VIEW)



NC - No internal connection

from 3 V to 5.5 V, and the A port is designed to track  $V_{CCA}$ , which operates at 2.3 V to 3.6 V. This allows for translation from a 3.3-V to a 5-V system environment and vice versa, from a 2.5-V to a 3.3-V system environment and vice versa.

The SN74LVCC3245A is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable  $(\overline{OE})$  input can be used to disable the device so the buses are effectively isolated. The control circuitry (DIR,  $\overline{OE}$ ) is powered by  $V_{CCA}$ .

#### ORDERING INFORMATION

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	0010 014	Tube of 25	SN74LVCC3245ADW	11/0000454	
	SOIC - DW	Reel of 2000	SN74LVCC3245ADWR	LVCC3245A	
	SOP - NS	Reel of 2000	SN74LVCC3245ANSR	LVCC3245A	
4000 1- 0500	SSOP - DB	Reel of 2000	SN74LVCC3245ADBR	LH245A	
-40°C to 85°C	SSOP (QSOP) – DBQ	Reel of 2500	SN74LVCC3245ADBQR	LVCC3245A	
		Tube of 60	SN74LVCC3245APW		
	TSSOP - PW	Reel of 2000	SN74LVCC3245APWR	LH245A	
		Reel of 250	SN74LVCC3245APWT		

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

## FUNCTION TABLE (each transceiver)

INP	UTS	ODED ATION
ŌĒ	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	Χ	Isolation




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

SCAS585O - NOVEMBER 1996 - REVISED AUGUST 2004

### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CCA}$ and $V_{CCB}$
Output voltage range, V <sub>O</sub> (see Note 2): All A ports
All B ports
Input clamp current, $I_{IK}$ ( $V_I < 0$ )
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0) –50 mA
Continuous output current, IO ±50 mA
Continuous current through V <sub>CCA</sub> , V <sub>CCB</sub> , or GND
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DB package
DBQ package 61°C/W
DW package
NS package 65°C/W
PW package 88°C/W
Storage temperature range, T <sub>stg</sub>

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. This value is limited to 4.6 V maximum.
  - 2. This value is limited to 6 V maximum.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



### SN74LVCC3245A OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS SCAS585O - NOVEMBER 1996 - REVISED AUGUST 2004

### recommended operating conditions (see Note 4)

		VCCA	VCCB	MIN	NOM	MAX	UNIT
<sup>∨</sup> CCA	Supply voltage			2.3	3.3	3.6	V
VCCB	Supply voltage			3	5	5.5	V
		2.3 V	3 V	1.7			
.,		2.7 V	3 V	2			.,
$V_{IHA}$	High-level input voltage	3 V	3.6 V	2			V
		3.6 V	5.5 V	2			
		2.3 V	3 V	2			
\/	High laveling struktur	2.7 V	3 V	2			.,
VIHB	High-level input voltage	3 V 3.6 V 2					
		3.6 V	5.5 V	3.85			
		2.3 V	3 V				
.,	Law lavel in set cells as	2.7 V	3 V		0.7 0.8 0.8 0.8	V	
$V_{ILA}$	Low-level input voltage	3 V	3.6 V			0.8	V
		3.6 V	5.5 V			0.8	
		2.3 V	3 V			0.8	V
\/	Low-level input voltage	2.7 V	3 V			0.8	
$V_{ILB}$	Low-level input voltage	3 V	3.6 V			0.8	V
		3.6 V	5.5 V			1.65	
		2.3 V	3 V	1.7			
	High-level input voltage (control pins)	2.7 V	3 V	2			V
$V_{IH}$	(referenced to V <sub>CCA</sub> )	3 V	3.6 V	2			V
		3.6 V	5.5 V	2			
		2.3 V	3 V			0.7	
14.	Low-level input voltage (control pins)	2.7 V	3 V			0.8	V
$V_{IL}$	(referenced to V <sub>CCA</sub> )	3 V	3.6 V			0.8	V
			5.5 V			0.8	
$V_{IA}$	Input voltage			0		VCCA	V
$V_{IB}$	Input voltage			0		V <sub>CCB</sub>	V
VOA	Output voltage			0		VCCA	V
VOB	Output voltage			0		Vссв	V

NOTE 4: All unused inputs of the device must be held at the associated V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

### SN74LVCC3245A OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

SCAS5850 - NOVEMBER 1996 - REVISED AUGUST 2004

### recommended operating conditions (see Note 4) (continued)

		VCCA	VCCB	MIN	NOM	MAX	UNIT		
		2.3 V 3 V -8							
١.	High level autout august	2.7 V	2.7 V 3 V		-12	A			
Іона	High-level output current	3 V	3 V			-24	mA		
		2.7 V	4.5 V			-24			
		2.3 V	3 V			-12	2 mΔ		
	High level autout august	2.7 V	3 V			-12	A		
ІОНВ	High-level output current	3 V	3 V			-24	mA		
		2.7 V	4.5 V			-24			
		2.3 V	3 V			8			
	Law lavel system symmet	2.7 V	3 V		12	A			
IOLA	Low-level output current	3 V	3 V			24	mA		
		2.7 V	4.5 V			24			
		2.3 V	3 V			12			
١.	Law level setest somet	2.7 V	3 V		12	4			
IOLB	Low-level output current	3 V	3 V			24	mA		
			4.5 V			24			
Δt/Δν	Input transition rise or fall rate					10	ns/V		
TA	Operating free-air temperature			-40		85	°C		

NOTE 4: All unused inputs of the device must be held at the associated V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



### SN74LVCC3245A **OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE** AND 3-STATE OUTPUTS SCAS5850 - NOVEMBER 1996 - REVISED AUGUST 2004

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	TYP	MAX	UNIT
		$I_{OH} = -100 \mu\text{A}$	3 V	3 V	2.9	3		
		$I_{OH} = -8 \text{ mA}$	2.3 V	3 V	2			
V		104		3 V	2.2	2.5		
VOHA		I <sub>OH</sub> = −12 mA	3 V	3 V	2.4	2.8		V
		1- · · · · · · · · · · · · · · · · · · ·	3 V	3 V	2.2	2.6		
		I <sub>OH</sub> = -24 mA	2.7 V	4.5 V	2	2.3		
		$I_{OH} = -100 \mu\text{A}$	3 V	3 V	2.9	3		
		12 mA	2.3 V	3 V	2.4			
Vонв		I <sub>OH</sub> = -12 mA	2.7 V	3 V	2.4	2.8		V
		04 mA	3 V	3 V	2.2	2.6		
		$I_{OH} = -24 \text{ mA}$	2.7 V	4.5 V	3.2	4.2		
		I <sub>OL</sub> = 100 μA	3 V	3 V			0.1	
		I <sub>OL</sub> = 8 mA	2.3 V	3 V			0.6	
VOLA		I <sub>OL</sub> = 12 mA	2.7 V	3 V		0.1	0.5	V
			3 V	3 V		0.2	0.5	
		I <sub>OL</sub> = 24 mA		4.5 V		0.2	0.5	
		I <sub>OL</sub> = 100 μA	3 V	3 V			0.1	
.,		I <sub>OL</sub> = 12 mA		3 V			0.4	
V <sub>OLB</sub>			3 V	3 V		0.2	0.5	V
		I <sub>OL</sub> = 24 mA		4.5 V		0.2	0.5	
		V V 0ND	0.014	3.6 V		±0.1	±1	
1 <sub>1</sub>	Control inputs	$V_I = V_{CCA}$ or GND	3.6 V	5.5 V		±0.1	±1	μΑ
loz†	A or B ports	$V_O = V_{CCA/B}$ or GND, $V_I = V_{IL}$ or $V_{IH}$	3.6 V	3.6 V		±0.5	±5	μΑ
		A port = $V_{CCA}$ or GND, $I_{O} = 0$	3.6 V	Open		5	50	
ICCA	B to A	2		3.6 V		5	50	μΑ
		B port = $V_{CCB}$ or GND, $I_{O} = 0$	3.6 V	5.5 V		5	50	
				3.6 V		5	50	
ICCB	A to B	A port = $V_{CCA}$ or GND, $I_{O} = 0$	3.6 V	5.5 V		8	80	μΑ
	A port	$V_L$ = V <sub>CCA</sub> – 0.6 V, Other inputs at V <sub>CCA</sub> or GND, OE at GND and DIR at V <sub>CCA</sub>	3.6 V	3.6 V		0.35	0.5	
ΔI <sub>CCA</sub> ‡	ŌĒ	$V_I = V_{CCA} - 0.6 \text{ V}$ , Other inputs at $V_{CCA}$ or GND, DIR at $V_{CCA}$	3.6 V	3.6 V		0.35	0.5	mA
	DIR	$\frac{V_L}{OE} = V_{CCA} - 0.6 \text{ V}$ , Other inputs at $V_{CCA}$ or GND,	inputs at V <sub>CCA</sub> or GND, 3.6 V 3.6	3.6 V		0.35	0.5	
∆ICCB <sup>‡</sup>	B port	$V_L$ = V <sub>CCB</sub> – 2.1 V, Other inputs at V <sub>CCB</sub> or GND, OE at GND and DIR at GND	3.6 V	5.5 V		1	1.5	mA
Ci	Control inputs	V <sub>I</sub> = V <sub>CCA</sub> or GND	Open	Open		4		pF
C <sub>io</sub>	A or B ports	VO = VCCA/B or GND	3.3 V	5 V		18.5		pF



<sup>†</sup> For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current. ‡ This is the increase in supply current for each input that is at one of the specified voltage levels, rather than 0 V or the associated V<sub>CC</sub>.

# SN74LVCC3245A OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

SCAS5850 - NOVEMBER 1996 - REVISED AUGUST 2004

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCCA = ± 0.2 VCCB = ± 0.	2 V, = 3.3 V	VCCA TO 3. VCCB	.6 V, = 5 V	V <sub>CCA</sub> = TO 3. V <sub>CCB</sub> = ± 0.3	.6 V, : 3.3 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PHL	•		1	9.4	1	6	1	7.1	
<sup>t</sup> PLH	A	В	1	9.1	1	5.3	1	7.2	ns
<sup>t</sup> PHL	ב	^	1	11.2	1	5.8	1	6.4	20
<sup>t</sup> PLH	В	Α	1	9.9	1	7	1	7.6	ns
tPZL	<u>OE</u>	^	1	14.5	1	9.2	1	9.7	
<sup>t</sup> PZH	OE	А	1	12.9	1	9.5	1	9.5	ns
t <sub>PZL</sub>	<u>o</u>		1	13	1	8.1	1	9.2	
<sup>t</sup> PZH	OE	В	1	12.8	1	8.4	1	9.9	ns
tPLZ			1	7.1	1	7	1	6.6	
<sup>t</sup> PHZ	ŌĒ	Α	1	6.9	1	7.8	1	6.9	ns
tPLZ	<del></del>	D	1	8.8	1	7.3	1	7.5	20
<sup>t</sup> PHZ	ŌĒ	В	1	8.9	1	7	1	7.9	ns

### operating characteristics, V<sub>CCA</sub> = 3.3 V, V<sub>CCB</sub> = 5 V, T<sub>A</sub> = 25°C

	PARAMETER		TEST CONDITIONS		TYP	UNIT	
O Barrar discination considers and transcript	Down discipation and discipation	Outputs enabled	0 50	£ 40 MH-	38		
	Cpd	Power dissipation capacitance per transceiver	Outputs disabled	$C_L = 50,$	f = 10 MHz	4.5	pΕ

### power-up considerations†


TI level-translation devices offer an opportunity for successful mixed-voltage signal design. A proper power-up sequence always should be followed to avoid excessive supply current, bus contention, oscillations, or other anomalies caused by improperly biased device pins. To guard against such power-up problems, take these precautions:

- 1. Connect ground before any supply voltage is applied.
- 2. Power up the control side of the device (V<sub>CCA</sub> for all four of these devices).
- 3. Tie  $\overline{OE}$  to  $V_{CCA}$  with a pullup resistor so that it ramps with  $V_{CCA}$ .
- 4. Depending on the direction of the data path, DIR can be high or low. If DIR high is needed (A data to B bus), ramp it with V<sub>CCA</sub>. Otherwise, keep DIR low.

<sup>†</sup> Refer to the TI application report, Texas Instruments Voltage-Level-Translation Devices, literature number SCEA021.



# PARAMETER MEASUREMENT INFORMATION FOR A PORT $V_{CCA}$ = 2.5 V $\pm$ 0.2 V AND $V_{CCB}$ = 3.3 V $\pm$ 0.3 V




NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq 2$  ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

SCAS585O - NOVEMBER 1996 - REVISED AUGUST 2004

# PARAMETER MEASUREMENT INFORMATION FOR B PORT $V_{CCA}$ = 2.5 V $\pm$ 0.2 V AND $V_{CCB}$ = 3.3 V $\pm$ 0.3 V




NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.


Figure 2. Load Circuit and Voltage Waveforms





# PARAMETER MEASUREMENT INFORMATION FOR B PORT $V_{CCA} = 3.6 \text{ V}$ AND $V_{CCB} = 5.5 \text{ V}$



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	2×V <sub>CC</sub>
tPHZ/tPZH	Open







ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING


NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.


Figure 3. Load Circuit and Voltage Waveforms


SCAS5850 - NOVEMBER 1996 - REVISED AUGUST 2004

# PARAMETER MEASUREMENT INFORMATION FOR A AND B PORT $V_{CCA}$ AND $V_{CCB} = 3.6 \text{ V}$




TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	7 V
tPHZ/tPZH	Open





PROPAGATION DELAY TIMES
NONINVERTING OUTPUTS



ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING


- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns,
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms



### DW (R-PDSO-G24)

### PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



### DBQ (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-137.



### **MECHANICAL DATA**

### NS (R-PDSO-G\*\*)

### 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### DB (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

### PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated