

- 1.4-kΩ Pullup Resistors Integrated on All Open-Drain Outputs Eliminate the Need for Discrete Resistors
- Designed for the IEEE Std 1284-I (Level-1 Type) and IEEE Std 1284-II (Level-2 Type) Electrical Specifications
- Flow-Through Architecture Optimizes PCB Layout
- I_{off} and Power-Up 3-State Support Hot Insertion
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection
 - ±4 kV Human-Body Model
 - ±8 kV IEC 61000-4-2, Contact Discharge (Connector Pins)
 - ±15 kV IEC 61000-4-2, Air-Gap Discharge (Connector Pins)
 - ±15 kV Human-Body Model (Connector Pins)

description/ordering information

The SN74LVCE161284 is designed for 3-V to 3.6-V V_{CC} operation. This device provides asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

DGG OR DL PACKAGE (TOP VIEW) 48 DIR HD [47 Y9 A9 **∏** 2 A10 🛮 3 46 | Y10 A11 🛮 4 45 Y11 A12 Π 44**∏** Y12 A13 6 43 Y13 42 V_{CC} CABLE V_{CC} **□** 7 41 **∏** B1 A1 ∏ 8 A2 🛮 9 40 B2 GND 110 39 **∏** GND 38 B3 A3 🛛 11 37 B4 A4 [] 12 A5 1 13 36 **∏** B5 35 B6 A6 🛛 14 GND 15 34 GND 33 **1** B7 A7 **∏** 16 32 B8 A8 [] 17 31 V_{CC} CABLE 18 V_{CC} L 30 PERI LOGIC OUT PERI LOGIC IN 19 A14 1 20 29 **∏** C14 A15 🛮 21 28 C15 A16 122 27 C16 A17 [] 23 26 C17 HOST LOGIC OUT 24 25 HOST LOGIC IN

This device has eight bidirectional bits; data can flow in the A-to-B direction when the direction-control input (DIR) is high and in the B-to-A direction when DIR is low. This device also has five drivers that drive the cable side, and four receivers. The SN74LVCE161284 has one receiver dedicated to the HOST LOGIC line and a driver to drive the PERI LOGIC line.

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP – DL	Tube	SN74LVCE161284DL	LVCE161284
0°C to 70°C	550P - DL	Tape and reel	SN74LVCE161284DLR	LVCE 161264
	TSSOP – DGG	Tape and reel	SN74LVCE161284DGGR	LVCE161284

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN74LVCE161284 19-BIT IEEE 1284 TRANSLATION TRANSCEIVER WITH ERROR-FREE POWER UP

SCES541 - JANUARY 2004

description/ordering information (continued)

The output drive mode is determined by the high-drive (HD) control pin. When HD is high, the outputs are in a totem-pole configuration, and in an open-drain configuration when HD is low. This meets the drive requirements as specified in the IEEE Std 1284-I (level-1 type) and IEEE Std 1284-II (level-2 type) parallel peripheral-interface specifications. Except for HOST LOGIC IN and peripheral logic out (PERI LOGIC OUT), all cable-side pins have a 1.4-k Ω integrated pullup resistor. The pullup resistor is switched off if the associated output driver is in the low state or if the output voltage is above V_{CC} CABLE. If V_{CC} CABLE is off, PERI LOGIC OUT is set to low.

The device has two supply voltages. V_{CC} is designed for 3-V to 3.6-V operation. V_{CC} CABLE supplies the inputs and output buffers of the cable side only and is designed for 3-V to 3.6-V and for 4.7-V to 5.5-V operation. Even when V_{CC} CABLE is 3 V to 3.6 V, the cable-side I/O pins are 5-V tolerant.


The Y outputs (Y9–Y13) stay in the high state after power on until an associated input (A9–A13) goes high. When an associated input goes high, all Y outputs are activated, and noninverting signals of the associated inputs are driven through Y outputs. This special feature prevents printer-system errors caused by deasserting the BUSY signal in the cable at power on.

FUNCTION TABLE

INP	UTS		MODE					
DIR	HD	OUTPUT						
Γ.	Open drain		A9-A13 to Y9-Y13 and PERI LOGIC IN to PERI LOGIC OUT					
	L	Totem pole	B1-B8 to A1-A8 and C14-C17 to A14-A17					
L	Н	Totem pole	B1-B8 to A1-A8, A9-A13 to Y9-Y13, PERI LOGIC IN to PERI LOGIC OUT, and C14-C17 to A14-A17					
T.,		Open drain	A1-A8 to B1-B8, A9-A13 to Y9-Y13, and PERI LOGIC IN to PERI LOGIC OUT					
H L		Totem pole	C14-C17 to A14-A17					
Н	Н	Totem pole	A1-A8 to B1-B8, A9-A13 to Y9-Y13, C14-C17 to A14-A17, and PERI LOGIC IN to PERI LOGIC OUT					




logic diagram




NOTES: A. The PMOS transistors prevent backdriving current from the signal pins to V_{CC} CABLE when V_{CC} CABLE is open or at GND. The PMOS transistor is turned off when the associated driver is in the low state.

- B. The PMOS transistor prevents backdriving current from the signal pins to V_{CC} CABLE when V_{CC} CABLE is open or at GND.
- C. Active input detection circuit forces Y9-Y13 to the high state after power-on, until one of the A9-A13 goes high (see Figure 1).



Active Input Detection Circuit



NOTE A: One of A9-A13 is switched as shown above, and the other four inputs are forced to low state.

Figure 1. Error-Free Circuit Timing



SN74LVCE161284 19-BIT IEEE 1284 TRANSLATION TRANSCEIVER WITH ERROR-FREE POWER UP

SCES541 - JANUARY 200-

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range: V _{CC} CABLE	-0.5~V to $7~V$
V _{CC}	
Input and output voltage range, V _I and V _O : Cable side (see Notes 1 and 2)	–2 V to 7 V
Peripheral side (see Note 1)–0.5 V t	o V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–20 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO: Except PERI LOGIC OUT	±50 mA
PERI LOGIC OUT	±100 mA
Continuous current through each V _{CC} or GND	
Output high sink current, I _{SK} (V _O = 5.5 V and V _{CC} CABLE = 3 V)	65 mA
Package thermal impedance, θ _{JA} (see Note 3): DGG package	70°C/W
DL package	63°C/W
Storage temperature range, T _{stq} –	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The ac input-voltage pulse duration is limited to 40 ns if the amplitude is greater than -0.5 V.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
V _{CC} CABLE	Supply voltage for the cable side, V_{CC} CABLE $\geq V_{CC}$				V	
VCC	Supply voltage		3	3.6	V	
		A, B, DIR, and HD	2			
.,		C14-C17	2.3		.,	
VIH	High-level input voltage	HOST LOGIC IN	2.6		V	
		PERI LOGIC IN	2			
		A, B, DIR, and HD		0.8	.,	
.,	Low-level input voltage	C14-C17		0.8		
V _{IL}		HOST LOGIC IN		1.6	V	
		PERI LOGIC IN		0.8		
		Peripheral side	0	VCC		
VI	Input voltage	Cable side	0	5.5	V	
VO	Open-drain output voltage	HD low	0	5.5	V	
		HD high, B and Y outputs		-14		
lOH	High-level output current	A outputs and HOST LOGIC OUT		-4	mA	
• • • • • • • • • • • • • • • • • • • •		PERI LOGIC OUT		-0.5	1	
loL		B and Y outputs		14		
	Low-level output current	A outputs and HOST LOGIC OUT		4	mA	
		PERI LOGIC OUT		84		
TA	Operating free-air temperature	•	0	70	°C	

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74LVCE161284 19-BIT IEEE 1284 TRANSLATION TRANSCEIVER WITH ERROR-FREE POWER UP

SCES541 - JANUARY 2004

electrical characteristics over recommended operating free-air temperature range, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	v _{CC}	V _{CC} CABLE	MIN TY	PT MAX	UNIT	
ΔV _t	All inputs except the C inputs and HOST LOGIC IN				0.4			
Hysteresis (V _{T+} – V _T _)	HOST LOGIC IN		3.3 V	5 V	0.2		V	
(v + - v -)	C inputs		1	1	0.8		1	
	LID high Board Vocatorite	1 44 4	3 V	3 V	2.23			
	HD high, B and Y outputs	I _{OH} = -14 mA	3.3 V	4.7 V	2.4]	
	HD high, A outputs, and	$I_{OH} = -4 \text{ mA}$	3 V	3 V	2.4		V	
VOH	HOST LOGIC OUT	$I_{OH} = -50 \mu A$	3 V	3 V	2.8		V	
	PERI LOGIC OUT	0.5 mΛ	3.15 V	3.15 V	3.1			
	PERI LOGIC OUT	I _{OH} = -0.5 mA	3.3 V	4.7 V	4.5			
	B and Y outputs	I _{OL} = 14 mA				0.77]	
Voi	A outputs and HOST LOGIC	I _{OL} = 50 μA	3 V	3 V		0.2		
VOL	OUT	I _{OL} = 4 mA	3 V	3 V		0 4	V	
	PERI LOGIC OUT	I _{OL} = 84 mA				0.9		
		AI = ACC				50	μΑ	
l _l	C inputs	V _I = GND (pullup resistors)	3.6 V	3.6 V		-3.5	mA	
	All inputs except B or C inputs	$V_I = V_{CC}$ or GND	3.6 V	5.5 V		±1	μΑ	
	A1–A8	$V_O = V_{CC}$ or GND	3.6 V	5.5 V		±20	μΑ	
		$V_O = V_{CC}$ CABLE	3.6 V	5.5 V		50	μΑ	
loz	B outputs	V _O = GND (pullup resistors)	3.6 V	3.6 V		-3.5	mA	
	Open-drain Y outputs	V _O = GND (pullup resistors)	3.6 V	3.6 V		-3.5	mA	
		V _O = 5.5 V	- · · - · · +	- · · - · · +		350	μΑ	
lozpu	B and Y outputs	V _O = GND	0 to 1.5 V‡	0 to 1.5 V‡		-5	mA	
	B and Wandowski	V _O = 5.5 V	0. 4534	0. 45.4		350	μΑ	
IOZPD	B and Y outputs	V _O = GND	0 to 1.5 V‡	0 to 1.5 V‡		-5	mA	
	Power-down input leakage, except A1–A8 or B1–B8 inputs	V_I or $V_O = 0$ to 3.6 V				100		
l _{off}	Power-down output leakage, B1–B8 and Y9–Y13 outputs	V_I or $V_O = 0$ to 5.5 V	0	0		100	μΑ	
	•	V _I = GND	3.6 V	3.6 V		45		
ICC		(12 × pullup)	3.6 V	5.5 V		70	mA	
		$V_I = V_{CC}, \qquad I_O = 0$	3.6 V	3.6 V		0.8	1	
ZO	B1-B8, Y9-Y13	I _{OH} = -35 mA	3.3 V	3.3 V		36	Ω	
R pullup	B1-B8, Y9-Y13, C14-C17	V _O = 0 V (in high-impedance state)	3.3 V	3.3 V	1.15	1.65	kΩ	

[†] Typical values are measured at $T_A = 25$ °C.



[‡]Connect the V_{CC} pin to the V_{CC} CABLE pin.

electrical characteristics over recommended operating free-air temperature range, (unless otherwise noted) (continued)

PARAMETER		TEST CONDITIONS	v _{cc}	V _{CC} CABLE	MIN TYPT MAX	UNIT	
C _i	A9-A13, DIR, HD, PERI LOGIC IN	V _I = V _{CC} or GND	3.3 V	5 V	6.5	pF	
'	HOST LOGIC IN				4		
C	A1-A8	Vo – Voo or CND	3.3 V	5 V	8	pF	
C _{io}	B1-B8	$V_O = V_{CC}$ or GND	3.3 V	5 V	13	þΓ	

 $[\]overline{\dagger}$ Typical values are measured at T_A = 25°C.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 2 and 3)

PARAMETER		PARAMETER FROM TO (OUTPUT)		MIN	TYP [‡]	MAX	UNIT
tPLH	Total was to	44.40	D4 D0	2		30	
t _{PHL}	Totem pole	A1–A8	B1-B8	2		30	ns
^t PLH	Tatam mala	AO A42	V0 V40	2		30	
^t PHL	Totem pole	A9–A13	Y9-Y13	2		30	ns
^t PLH	Totem pole	B1-B8	A1–A8	2		12	20
^t PHL	Totem pole	D1-D0	A1-A0	2		12	ns
^t PLH	Totem pole	C14-C17	A14–A17	2		14	200
^t PHL	Totem pole	C14-C17	A14-A17	2		14	ns
^t PLH	Totom nole	DEDITIONS IN	PERI LOGIC OUT	2		16	no
^t PHL	Totem pole	m pole PERI LOGIC IN PERI LOGIC O		2		16	ns
^t PLH	Totom note	HOST LOGIC IN	THOS LOCIC OUT	1		18	
^t PHL	Totem pole	HOST LOGIC IN	OST LOGIC IN HOST LOGIC OUT			18	ns
^t slew	Totem pole	B1-B8 and Y9	9–Y13 outputs	0.05		0.4	V/ns
^t PZH		HD	B1-B8, Y9-Y13, and	2		30	ns
^t PHZ		НО	PERI LOGIC OUT	2		25	115
^t en ^{-t} dis		DIR	A1-A8	2		25	ns
^t PHZ		5.5	D4 D0	2		25	
tPLZ	7	DIR	B1-B8	2		25	ns
t _r , t _f	Open drain	A1-A13	B1-B8 or Y9-Y13	1		120	ns
t _{sk(o)} §		A1-A8 or B1-B8	B1-B8 or A1-A8		3	10	ns

[‡] Typical values are measured at $V_{CC} = 3.3 \text{ V}$, $V_{CC} \text{ CABLE} = 5 \text{ V}$, and $T_A = 25^{\circ}\text{C}$.

ESD protection

PIN	TEST CONDITIONS	TYP	UNIT
	НВМ		
B1-B8, Y9-Y13, PERI LOGIC OUT, C14-C17, HOST LOGIC IN	Contact discharge, IEC 61000-4-2	±8	kV
014-017,11001 20010 111	Air-gap discharge, IEC 61000-4-2	±15	
DIR, HD, A1-A8, A9-A13, PERI LOGIC IN, A14-A17, HOST LOGIC OUT	НВМ	±4	kV




^{\$} Skew is measured at 1/2 (VOH + VOL) for signals switching in the same direction.

SN74LVCE161284 **19-BIT IEEE 1284 TRANSLATION TRANSCEIVER** WITH ERROR-FREE POWER UP SCES541 – JANUARY 2004


operating characteristics, V_{CC} and V_{CC} CABLE = 3.3 V, C_L = 0, f = 10 MHz, T_A = 25°C

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TYP	UNIT
C _{pd} Power dissipation capacitan		А	В	15	
		A	Y	6	pF
	Davis discinsting consitence	PERI LOGIC IN	PERI LOGIC OUT	10	
	Power dissipation capacitance	В	A	33	
		С	А	29	
		HOST LOGIC IN	HOST LOGIC OUT	29	

PARAMETER MEASUREMENT INFORMATION



SLEW RATE A-TO-B OR A-TO-Y LOAD (TOTEM POLE) OR PERI LOGIC IN TO PERI LOGIC OUT



A-TO-B LOAD OR A-TO-Y LOAD (OPEN DRAIN) OR PERI LOGIC IN TO PERI LOGIC OUT

NOTES: A. C_L includes probe and jig capacitance.


B. When V_{CC} CABLE is 3.3 V ± 0.3 V, slew rate is measured between 0.4 V and 0.9 V for the rising edge and between 2.4 V and 1.9 V for the falling edge. When V_{CC} CABLE is 5 V ± 0.5 V, slew rate is measured between 0.4 V and 1.9 V for the rising edge and between 95% V_{CC} CABLE and 50% V_{CC} CABLE for the falling edge.

$$\mathrm{t_{slew}}\,\mathrm{fall}\,=\,\mathrm{V_{CC}}\!\!\left(\frac{95\%-50\%}{\mathrm{t_{f1}}}\right) \qquad \mathrm{t_{slew}}\,\mathrm{rise}\,=\,\left(\frac{1.9\;\mathrm{V}-0.4\;\mathrm{V}}{\mathrm{t_{r1}}}\right)$$


- C. Input rise (t_f) and fall (t_f) times are 3 ns. Rise and fall times (open drain) are <120 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuits and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION



HOST LOGIC IN TO HOST LOGIC OUT OR B-TO-A LOAD (TOTEM POLE)



VOLTAGE WAVEFORMS MEASURED AT TP1 PROPAGATION DELAY TIMES (A to B)

A-TO-B LOAD OR A-TO-Y LOAD (TOTEM POLE) OR PERI LOGIC IN TO PERI LOGIC OUT

NOTES: A. C_L includes probe and jig capacitance.

- B. Input rise and fall times are 3 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- D. Input rise and fall times are 3 ns. Pulse duration is 150 ns < t_W < 10 μ s.
- E. The outputs are measured one at a time, with one transition per measurement.
- F. tpl 7 and tpH7 are the same as tdis.
- G. tpzL and tpzH are the same as ten.
- H. tplH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms







i.com 25-Feb-2005

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74LVCE161284DGGR	ACTIVE	TSSOP	DGG	48	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LVCE161284DL	ACTIVE	SSOP	DL	48	25	None	CU NIPDAU	Level-1-235C-UNLIM
SN74LVCE161284DLR	ACTIVE	SSOP	DL	48	1000	None	CU NIPDAU	Level-1-235C-UNLIM
SN74LVCE161284VR	ACTIVE	TVSOP	DGV	48	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated