#### Distributed by:



### 


The content and copyrights of the attached material are the property of its owner.

#### Jameco Part Number 1049172

### FEATURES

- Control Inputs V<sub>IH</sub>/V<sub>IL</sub> Levels Are Referenced to V<sub>CCA</sub> Voltage
- V<sub>CC</sub> Isolation Feature If Either V<sub>CC</sub> Input Is at GND, All Are in the High-Impedance State
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.65-V to 5.5-V Power-Supply Range

- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 4000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)



### **DESCRIPTION/ORDERING INFORMATION**

This 8-bit noninverting bus transceiver uses two separate configurable power-supply rails. The SN74LVCH8T245 is optimized to operate with  $V_{CCA}$  and  $V_{CCB}$  set at 1.65 V to 5.5 V. The A port is designed to track  $V_{CCA}$ .  $V_{CCA}$  accepts any supply voltage from 1.65 V to 5.5 V. The B port is designed to track  $V_{CCB}$ .  $V_{CCB}$  accepts any supply voltage from 1.65 V to 5.5 V. The B port is designed to track  $V_{CCB}$ .  $V_{CCB}$  accepts any supply voltage from 1.65 V to 5.5 V. The B port is designed to track  $V_{CCB}$ .  $V_{CCB}$  accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.8-V, 2.5-V, 3.3-V, and 5.5-V voltage nodes.

		•••••		
T <sub>A</sub>	PACKA	GE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RHL	Reel of 1000	SN74LVCH8T245RHLR	NJ245
	SSOP – DB	Reel of 2000	SN74LVCH8T245DBR	NJ245
–40°C to 85°C	TSSOP – PW	Tube of 60	SN74LVCH8T245PW	– NJ245
	1330F - FW	Reel of 2000	SN74LVCH8T245PWR	INJ245
	TVSOP – DGV	Reel of 2000	SN74LVCH8T245DGVR	NJ245

#### **ORDERING INFORMATION**

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

# SN74LVCH8T245 8-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS



SCES637A-AUGUST 2005-REVISED FEBRUARY 2007

### DESCRIPTION/ORDERING INFORMATION (CONTINUED)

The SN74LVCH8T245 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable (OE) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess I<sub>CC</sub> and I<sub>CCZ</sub>.

The SN74LVCH8T245 is designed so that the control pins (DIR and  $\overline{OE}$ ) are supplied by V<sub>CCA</sub>.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The V<sub>CC</sub> isolation feature ensures that if either V<sub>CC</sub> input is at GND, then both ports are in the high-impedance state.


To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

CONTRO	L INPUTS	OUTPUT (	CIRCUITS	
ŌĒ	DIR	A PORT	<b>B PORT</b>	OPERATION
L	L	Enabled	Hi-Z	B data to A bus
L	Н	Hi-Z	Enabled	A data to B bus
н	Х	Hi-Z	Hi-Z	Isolation

#### FUNCTION TABLE<sup>(1)</sup> (EACH 8-BIT SECTION)

(1) Input circuits of the data I/Os are always active.

#### LOGIC DIAGRAM (POSITIVE LOGIC)



# Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CCA</sub> V <sub>CCB</sub>	Supply voltage range		-0.5	6.5	V
		I/O ports (A port)	-0.5	6.5	
VI	Input voltage range <sup>(2)</sup>	I/O ports (B port)	-0.5	6.5	V
		Control inputs	-0.5	6.5	
V	Voltage range applied to any output	A port	-0.5	6.5	V
Vo	in the high-impedance or power-off state <sup>(2)</sup>	B port	-0.5	6.5	V
	$\lambda(z)$ (2)(3)	A port	-0.5 V	<sub>CCA</sub> + 0.5	
Vo	Voltage range applied to any output in the high or low state $^{(2)(3)}$	B port -0.5		<sub>CCB</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
I <sub>O</sub>	Continuous output current			±50	mA
	Continuous current through each $V_{CCA}$ , $V_{CCB}$ , and GND			±100	mA
		DB package		70	
0	Declares the end interval interval $(A)$	DGV package		58	00000
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	PW package		88	°C/W
		RHL package		43	
T <sub>stg</sub>	Storage temperature range	J.	-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(2)

(3) The output positive-voltage rating may be exceeded up to 6.5 V maximum if the output current rating is observed.
(4) The package thermal impedance is calculated in accordance with JESD 51-7.

# SN74LVCH8T245 8-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

SCES637A-AUGUST 2005-REVISED FEBRUARY 2007



			V <sub>CCI</sub>	V <sub>cco</sub>	MIN	MAX	UNIT
V <sub>CCA</sub>	<b>0</b> 1 1				1.65	5.5	
V <sub>CCB</sub>	Supply voltage				1.65	5.5	V
	L		1.65 V to 1.95 V		$V_{CCI}  imes 0.65$		
.,	High-level		2.3 V to 2.7 V		1.7		
VIH	input voltage	Data inputs <sup>(4)</sup>	3 V to 3.6 V		2		V
			4.5 V to 5.5 V		$V_{CCI}  imes 0.7$		
			1.65 V to 1.95 V			$V_{CCI}  imes 0.35$	
,	Low-level		2.3 V to 2.7 V			0.7	
VIL	input voltage	Data inputs <sup>(4)</sup>	3 V to 3.6 V			0.8	V
			4.5 V to 5.5 V			$V_{CCI}  imes 0.3$	
			1.65 V to 1.95 V		$V_{CCA}  imes 0.65$		
	High-level	Control inputs	2.3 V to 2.7 V		1.7		. /
V <sub>IH</sub>	input voltage	(referenced to $V_{CCA}$ ) <sup>(5)</sup>	3 V to 3.6 V		2		V
			4.5 V to 5.5 V		$V_{CCA}  imes 0.7$		
			1.65 V to 1.95 V			$V_{CCA}  imes 0.35$	
	Low-level		2.3 V to 2.7 V			0.7	.,
V <sub>IL</sub>	input voltage		3 V to 3.6 V			0.8	V
			4.5 V to 5.5 V			$V_{CCA}  imes 0.3$	
VI	Input voltage	Control inputs			0	5.5	V
	Input/output	Active state			0	V <sub>cco</sub>	
V <sub>I/O</sub>	voltage	3-State			0	5.5	V
				1.65 V to 1.95 V		-4	
	LP-b local software	1		2.3 V to 2.7 V		-8	
ОН	High-level output	t current		3 V to 3.6 V		-24	mA
				4.5 V to 5.5 V		-32	
				1.65 V to 1.95 V		4	
				2.3 V to 2.7 V		8	
OL	Low-level output	current		3 V to 3.6 V		24	mA
				4.5 V to 5.5 V		32	
			1.65 V to 1.95 V			20	
	Input transition		2.3 V to 2.7 V			20	
∆t/∆v	rise or fall rate		3 V to 3.6 V			10	ns/V
		4.5 V to 5.5 V			5		
T <sub>A</sub>	Operating free-a	ir temperature			-40	85	°C

V<sub>CCI</sub> is the V<sub>CC</sub> associated with the data input port.
V<sub>CCO</sub> is the V<sub>CC</sub> associated with the output port.
All unused control inputs of the device must be held at V<sub>CCA</sub> or GND to ensure proper device operation and minimize power consumption. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.
For V<sub>CCI</sub> values not specified in the data sheet, V<sub>IH</sub> min = V<sub>CCI</sub> × 0.7 V, V<sub>IL</sub> max = V<sub>CCI</sub> × 0.3 V.
For V<sub>CCA</sub> values not specified in the data sheet, V<sub>IH</sub> min = V<sub>CCA</sub> × 0.7 V, V<sub>IL</sub> max = V<sub>CCA</sub> × 0.3 V.

## SN74LVCH8T245 8-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

SCES637A-AUGUST 2005-REVISED FEBRUARY 2007

## Electrical Characteristics<sup>(1)(2)</sup>

over recommended operating free-air temperature range (unless otherwise noted)

PARA	METER	TEST CONDIT	IONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	TYP	MAX	MIN	MAX	UNIT
		I <sub>OH</sub> = −100 μA,	$V_I = V_{IH}$	1.65 V to 4.5 V	1.65 V to 4.5 V				V <sub>CCO</sub> – 0.1		
		$I_{OH} = -4 \text{ mA},$	$V_{I} = V_{IH}$	1.65 V	1.65 V				1.2		
V <sub>ОН</sub>		I <sub>OH</sub> = -8 mA,	$V_{I} = V_{IH}$	2.3 V	2.3 V				1.9		V
		I <sub>OH</sub> = -24 mA,	$V_{I} = V_{IH}$	3 V	3 V				2.4		
		I <sub>OH</sub> = -32 mA,	$V_I = V_{IH}$	4.5 V	4.5 V				3.8		
		I <sub>OL</sub> = 100 μA,	$V_I = V_{IL}$	1.65 V to 4.5 V	1.65 V to 4.5 V					0.1	
		$I_{OL} = 4 \text{ mA},$	$V_I = V_{IL}$	1.65 V	1.65 V					0.45	
V <sub>OL</sub>		I <sub>OL</sub> = 8 mA,	$V_I = V_{IL}$	2.3 V	2.3 V					0.3	V
		I <sub>OL</sub> = 24 mA,	$V_{I} = V_{IL}$	3 V	3 V					0.55	
		I <sub>OL</sub> = 32 mA,	$V_{I} = V_{IL}$	4.5 V	4.5 V					0.55	
I <sub>I</sub>	Control inputs	$V_{I} = V_{CCA} \text{ or } GND$		1.65 V to 5.5 V	1.65 V to 5.5 V		±0.5	±1		±2	μA
		V <sub>I</sub> = 0.58 V		1.65 V	1.65 V				15		
(3)		V <sub>I</sub> = 0.7 V		2.3 V	2.3 V				45		
I <sub>BHL</sub> <sup>(3)</sup>		V <sub>I</sub> = 0.8 V		3 V	3 V				75		μA
		V <sub>I</sub> = 0.1.35 V		4.5 V	4.5 V				100		
		V <sub>I</sub> = 1.07 V		1.65 V	1.65 V				-15		
(4)		V <sub>I</sub> = 1.7 V		2.3 V	2.3 V				-45		•
внн <sup>(4)</sup>	V <sub>1</sub> = 2 V		3 V	3 V				-75		μA	
		V <sub>I</sub> = 3.15 V		4.5 V	4.5 V				-100		
				1.95 V	1.95 V				200		
ı (5)	)			2.7 V	2.7 V				300		
I <sub>BHLO</sub> <sup>(5)</sup>	/	$V_{I} = 0$ to $V_{CC}$		3.6 V	3.6 V				500		μA
				5.5 V	5.5 V				900		
				1.95 V	1.95 V				-200		
I (6	)	$V_{I} = 0$ to $V_{CC}$		2.7 V	2.7 V				-300		
BHHO <sup>(6)</sup>	,	$v_{\rm I} = 0.00 v_{\rm CC}$		3.6 V	3.6 V				-500		μA
				5.5 V	5.5 V				-900		
	A port	$V_1$ or $V_0 = 0$ to 5.5 V		0 V	0 to 5.5 V		±0.5	±1		±2	
off	B port	$v_1 \text{ or } v_0 = 0 \text{ to } 3.5 \text{ v}$		0 to 5.5 V	0 V		±0.5	±1		±2	μA
	A or B port	V <sub>O</sub> = V <sub>CCO</sub> or GND,	$\overline{OE} = V_{IH}$	1.65 V to 5.5 V	1.65 V to 5.5 V			±1		±2	
loz	B port	$V_{I} = V_{CCI} \text{ or GND}$	$\overline{OE} = don't$	0 V	5.5 V			±1		<u>±2</u>	μA
	A port		care	5.5 V	0 V			±1		±2	
				1.65 V to 5.5 V	1.65 V to 5.5 V					20	
I <sub>CCA</sub>		$V_I = V_{CCI}$ or GND,	$I_{O} = 0$	5 V	0 V					20	μA
				0 V	5 V					-2	
				1.65 V to 5.5 V	1.65 V to 5.5 V					20	
I <sub>CCB</sub>		$V_I = V_{CCI}$ or GND,	$I_{O} = 0$	5 V	0 V					-2	μA
				0 V	5 V					20	
I <sub>CCA</sub> + I	ССВ	$V_I = V_{CCI}$ or GND,	$I_0 = 0$	1.65 V to 5.5 V	1.65 V to 5.5 V					30	μA

 V<sub>CCO</sub> is the V<sub>CC</sub> associated with the output port.
V<sub>CCI</sub> is the V<sub>CC</sub> associated with the input port.
The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to  $V_{IL}$  max.

The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to (4)  $V_{\text{CC}}$  and then lowering it to  $V_{\text{IH}}$  min.

An external driver must source at least  $I_{BHLO}$  to switch this node from low to high. An external driver must sink at least  $I_{BHHO}$  to switch this node from high to low. (5)

(6)

### SN74LVCH8T245 8-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS SCES637A-AUGUST 2005-REVISED FEBRUARY 2007

#### **Electrical Characteristics (continued)**

over recommended operating free-air temperature range (unless otherwise noted)

PARA	METER	TEST CONDITIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN TYP MAX	MIN MAX	UNIT
$\Delta I_{CCA}$	DIR	DIR at $V_{CCA} - 0.6 V$ , B port = open, A port at $V_{CCA}$ or GND	3 V to 5.5 V	3 V to 5.5 V		50	μΑ
Ci	Control inputs	V <sub>I</sub> = V <sub>CCA</sub> or GND	3.3 V	3.3 V	4	5	pF
C <sub>io</sub>	A or B port	$V_{O} = V_{CCA/B}$ or GND	3.3 V	3.3 V	8.5	10	pF

#### **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CCA}$  = 1.8 V ± 0.15 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>ССВ</sub> = ± 0.15		V <sub>CCB</sub> = ± 0.2		V <sub>CCB</sub> = ± 0.3		V <sub>ССВ</sub> = ± 0.5		UNIT
	(INFOT)	(001201)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	А	В	1 7	21.9	1.3	9.2	1	7.4	0.4	7.1	ns
t <sub>PHL</sub>	A	В	1.7	21.9	1.5	9.2	1	7.4	0.4	7.1	115
t <sub>PLH</sub>	В	А	0.0	23.8	0.8	23.6	0.7	23.4	0.7	23.4	ns
t <sub>PHL</sub>	D	~	0.5	23.0	0.0	23.0	0.7	23.4	0.7	20.4	115
t <sub>PHZ</sub>	OE	А	15	29.6	1.5	29.4	1.5	29.3	1 /	29.2	ns
t <sub>PLZ</sub>	02	~	1.0	20.0	1.5	23.4	1.5	20.0	1.4	20.2	115
t <sub>PHZ</sub>	OE	В	24	32.2	1.9	13.1	1.7	12	1.3	10.3	ns
t <sub>PLZ</sub>	0L	B	2.4	52.2	1.5	15.1	1.7	12	1.5	10.5	115
t <sub>PZH</sub>	OE	А	0.4	24	0.4	23.8	0.4	23.7	0.4	23.7	ns
t <sub>PZL</sub>	0L	~	0.4	24	0.4	25.0	0.4	23.7	0.4	20.7	115
t <sub>PZH</sub>	OE	В	1.8	32	1.5	16	1.2	12.6	0.9	10.8	ns
t <sub>PZL</sub>	JL JL		1.0	52	1.5	10	1.2	12.0	0.9	10.0	113

### **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CCA}$  = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCB</sub> = ± 0.1		V <sub>ССВ</sub> = ± 0.2		V <sub>CCB</sub> = ± 0.3		V <sub>ССВ</sub> ± 0.		UNIT
	(INFOT)	(001101)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A	В	1.5	21.4	1.2	9	0.8	6.2	0.6	4.8	ns
t <sub>PHL</sub>	~	В	1.5	21.4	1.2	9	0.0	0.2	0.0	4.0	115
t <sub>PLH</sub>	в	А	1.2	9.3	1	9.1	1	8.9	0.9	8.8	ns
t <sub>PHL</sub>	D	~	1.2	3.5	1	5.1	-	0.9	0.5	0.0	115
t <sub>PHZ</sub>	OE	А	1.4	9	1.4	9	1.4	9	1.4	9	ns
t <sub>PLZ</sub>	02	~~~~~	1.4	5	1.4	5	1.4	5	1.4	5	113
t <sub>PHZ</sub>	OE	В	2.3	29.6	1.8	11	1.7	9.3	0.9	6.9	ns
t <sub>PLZ</sub>	UL	D	2.5	20.0	1.0		1.7	0.0	0.5	0.0	113
t <sub>PZH</sub>	OE	А	1	10.9	1	10.9	1	10.9	1	10.9	ns
t <sub>PZL</sub>	OE	~	<b>'</b>	10.9	1	10.3	-	10.9	-	10.9	115
t <sub>PZH</sub>	OE	В	1.7	28.2	1.5	12.9	1.2	9.4	1	6.9	ns
t <sub>PZL</sub>	UL UL	D	1.7	20.2	1.5	12.3	1.2	5.4	I	0.9	115

### **Switching Characteristics**

over recommended operating free-air temperature range, V<sub>CCA</sub> = 3.3 V  $\pm$  0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	V <sub>CCB</sub> = 1.8 V ± 0.15 V		$V_{CCB} = 2.5 V \pm 0.2 V$		V <sub>CCB</sub> = ± 0.3		V <sub>CCB</sub> = 5 V ± 0.5 V		UNIT
	(INPUT)	(001201)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A	В	1.5	21.2	1.1	8.8	0.8	6.2	0.5	4.4	ns
t <sub>PHL</sub>	~	В	1.5	21.2	1.1	0.0	0.8	0.2	0.5	4.4	115
t <sub>PLH</sub>	в	А	0.8	7.2	0.8	6.2	0.7	6.1	0.6	6	ns
t <sub>PHL</sub>	в	A	0.0	1.2	0.0	0.2	0.7	0.1	0.0	0	115
t <sub>PHZ</sub>		А	1.6	8.2	1.6	8.2	1.6	8.2	1.6	8.2	ns
t <sub>PLZ</sub>	OL	~	1.0	0.2	1.0	0.2	1.0	0.2	1.0	0.2	115
t <sub>PHZ</sub>	OE	В	2.1	29	1.7	10.3	1.5	8.6	0.8	6.3	ns
t <sub>PLZ</sub>	UL UL	Б	2.1	23	1.7	10.5	1.5	0.0	0.0	0.5	115
t <sub>PZH</sub>		А	0.8	8.1	0.8	8.1	0.8	8.1	0.8	8.1	ns
t <sub>PZL</sub>	ŌĒ	A	0.8	0.1	0.8	0.1	0.8	0.1	0.8	0.1	115
t <sub>PZH</sub>	OE	В	1.8	27.7	1.4	12.4	1.1	8.5	0.9	6.4	ns
t <sub>PZL</sub>	UL UL	в	1.0	21.1	1.4	12.4	1.1	0.0	0.9	0.4	115

#### **Switching Characteristics**

over recommended operating free-air temperature range,  $V_{CCA}$  = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V			$V_{CC}$ = 2.5 V ± 0.2 V		3.3 V 3 V	V <sub>CC</sub> = ± 0.5		UNIT
	(INFUT)	(001201)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A	В	1.5	21.4	1	8.8	0.7	6	0.4	4.2	ns
t <sub>PHL</sub>	~	В	1.5	21.4	I	0.0	0.7	0	0.4	4.2	115
t <sub>PLH</sub>	в	А	0.7	7	0.4	4.8	0.3	4.5	0.3	4.3	ns
t <sub>PHL</sub>	В		0.7	1	0.4	4.0	0.5	4.5	0.5	4.5	113
t <sub>PHZ</sub>	OE	А	0.3	5.4	0.3	5.4	0.3	5.4	0.3	5.4	ns
t <sub>PLZ</sub>	UL	~	0.5	5.4	0.5	5.4	0.5	5.4	0.5	5.4	113
t <sub>PHZ</sub>	OE	В	2	28.7	1.6	9.7	1.4	8	0.7	5.7	ns
t <sub>PLZ</sub>	UL	D	2	20.7	1.0	5.1	1.4	0	0.7	5.7	113
t <sub>PZH</sub>		А	0.7	6.4	0.7	6.4	0.7	6.4	0.7	6.4	ns
t <sub>PZL</sub>	ŌĒ		0.7	0.4	0.7	0.4	0.7	0.4	0.7	0.4	113
t <sub>PZH</sub>	OE	В	1.5	27.6	1.3	11.4	1	8.1	0.9	6	ns
t <sub>PZL</sub>	UL UL		1.5	27.0	1.5	11.4	1	0.1	0.5	0	113


### **Operating Characteristics**

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	V <sub>CCA</sub> = V <sub>CCB</sub> = 1.8 V TYP	V <sub>CCA</sub> = V <sub>CCB</sub> = 2.5 V TYP	V <sub>CCA</sub> = V <sub>CCB</sub> = 3.3 V TYP	V <sub>CCA</sub> = V <sub>CCB</sub> = 5 V TYP	UNIT
<b>C</b> (1)	A-port input, B-port output		2	2	2	3	
C <sub>pdA</sub> <sup>(1)</sup>	B-port input, A-port output	$C_{L} = 0,$	12	13	13	16	~ Г
<b>c</b> (1)	A-port input, B-port output	f = 10 MHz, t <sub>r</sub> = t <sub>f</sub> = 1 ns	13	13	14	16	pF
C <sub>pdB</sub> <sup>(1)</sup>	B-port input, A-port output		2	2	2	3	

(1) Power dissipation capacitance per transceiver





#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>1</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , dv/dt  $\geq$  1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H.  $V_{CCI}$  is the  $V_{CC}$  associated with the input port.
- I.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.
- J. All parameters and waveforms are not applicable to all devices.

#### Figure 1. Load Circuit and Voltage Waveforms

4-Jun-2007

#### **PACKAGING INFORMATION**

Texas fruments

www.ti.com

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
74LVCH8T245DBQRG4	ACTIVE	SSOP/ QSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
74LVCH8T245DBRE4	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCH8T245DBRG4	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCH8T245DGVRG4	ACTIVE	TVSOP	DGV	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCH8T245DWRG4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCH8T245NSRG4	ACTIVE	SO	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCH8T245PWRE4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCH8T245PWRG4	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVCH8T245RHLRG4	ACTIVE	QFN	RHL	24	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN74LVCH8T245DBQR	ACTIVE	SSOP/ QSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN74LVCH8T245DBR	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCH8T245DGVR	ACTIVE	TVSOP	DGV	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCH8T245DGVRG	ACTIVE	TVSOP	DGV	24		TBD	Call TI	Call TI
SN74LVCH8T245DWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCH8T245NSR	ACTIVE	SO	NS	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCH8T245PW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCH8T245PWE4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCH8T245PWG4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCH8T245PWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVCH8T245RHLR	ACTIVE	QFN	RHL	24	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.



**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




16-Jul-2007



Carrier tape design is defined largely by the component lentgh, width, and thickness.

Ao = Dimension designed to accommodate the component width.						
Bo = Dimension designed to accommodate the component length.						
Ko = Dimension designed to accommodate the component thickness.						
W = Overall width of the carrier tape.						
P = Pitch between successive cavity centers.						




TAPE AND REEL INFORMATION

# PACKAGE MATERIALS INFORMATION



16-Jul-2007

Device	Package	Pins	Site	Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCH8T245DBQR	DBQ	24	MLA	330	16	6.5	9.0	2.1	8	16	Q1
SN74LVCH8T245DBR	DB	24	MLA	330	16	8.2	8.8	2.5	12	16	Q1
SN74LVCH8T245DGVR	DGV	24	MLA	330	12	7.0	5.6	1.6	8	12	Q1
SN74LVCH8T245DWR	DW	24	TAI	330	24	10.75	15.7	2.7	12	24	Q1
SN74LVCH8T245NSR	NS	24	MLA	330	24	8.2	15.4	2.5	12	24	Q1
SN74LVCH8T245PWR	PW	24	MLA	330	16	6.95	8.3	1.6	8	16	Q1
SN74LVCH8T245RHLR	RHL	24	MLA	180	12	3.8	5.8	1.2	8	12	Q1




## TAPE AND REEL BOX INFORMATION

Device	Package	Pins	Site	Length (mm)	Width (mm)	Height (mm)
SN74LVCH8T245DBQR	DBQ	24	MLA	346.0	346.0	33.0
SN74LVCH8T245DBR	DB	24	MLA	346.0	346.0	33.0
SN74LVCH8T245DGVR	DGV	24	MLA	346.0	346.0	29.0
SN74LVCH8T245DWR	DW	24	TAI	346.0	346.0	41.0
SN74LVCH8T245NSR	NS	24	MLA	346.0	346.0	41.0
SN74LVCH8T245PWR	PW	24	MLA	346.0	346.0	33.0
SN74LVCH8T245RHLR	RHL	24	MLA	190.0	212.7	31.75



# PACKAGE MATERIALS INFORMATION

16-Jul-2007



PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



DW (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



DBQ (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AE.



PLASTIC QUAD FLATPACK



Β. This drawing is subject to change without notice.

QFN (Quad Flatpack No-Lead) package configuration. C.

 $\triangle$ The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. JEDEC MO-241 package registration pending.





# THERMAL PAD MECHANICAL DATA


## RHL (R-PQFP-N24)

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.





NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

## DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

# PW (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated