
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Support Unregulated Battery Operation Down To 2.7 V
- Buffered Clock and Direct-Clear Inputs
- Individual Data Input to Each Flip-Flop

SN54LVTH273 . . . J PACKAGE SN74LVTH273 . . . DB, DW, NS, OR PW PACKAGE (TOP VIEW)

CLR [┰	U	20	h , ,
_	┨╵		20	V _{CC}
1Q [2		19] 8Q
1D [3		18] 8D
2D [4		17] 7D
2Q [5		16] 7Q
3Q [6		15] 6Q
3D [7		14] 6D
4D [8		13] 5D
4Q [9		12] 5Q
GND [10		11] CLK

- I_{off} Supports Partial-Power-Down-Mode Operation
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

SN54LVTH273 . . . FK PACKAGE (TOP VIEW)



description/ordering information

These octal D-type flip-flops are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVTH273 devices are positive-edge-triggered flip-flops with a direct-clear input. Information at the data (D) inputs meeting the setup-time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

ORDERING INFORMATION

TA	PACK	AGE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	COIC DW	Tube	SN74LVTH273DW	L\/TU070
-40°C to 85°C	SOIC - DW	Tape and reel	SN74LVTH273DWR	LVTH273
	SOP - NS	Tape and reel	SN74LVTH273NSR	LVTH273
	SSOP – DB	Tape and reel	SN74LVTH273DBR	LXH273
	T000D DW	Tube	SN74LVTH273PW	1.7/11070
	TSSOP – PW	Tape and reel	SN74LVTH273PWR	LXH273
5500 to 40500	CDIP – J	Tube	SNJ54LVTH273J	SNJ54LVTH273J
–55°C to 125°C	LCCC – FK Tube		SNJ54LVTH273FK	SNJ54LVTH273FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



description/ordering information (continued)


Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

These devices are fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

FUNCTION TABLE (each flip-flop)

	OUTPUT		
CLR	CLK	D	Q
L	Х	Χ	L
Н	\uparrow	Н	Н
Н	\uparrow	L	L
Н	H or L	Χ	Q_0

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the power-off state, VO (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V _O (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Current into any output in the low state, I _O : SN54LVTH273	
SN74LVTH273	
Current into any output in the high state, IO (see Note 2): SN54LVTH273	48 mA
SN74LVTH273	64 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 3): DB package	70°C/W
DW package	58°C/W
NS package	60°C/W
PW package	83°C/W
Storage temperature range, T _{Stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

		SN54LVTH273		SN74LV		
		MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	2.7	3.6	2.7	3.6	V
VIH	High-level input voltage	2	EIN	2		V
VIL	Low-level input voltage		0.8		8.0	V
VI	Input voltage	. 4	5.5		5.5	V
IOH	High-level output current	(د)	-24		-32	mA
loL	Low-level output current	$g_{Q_{\zeta}}$	48		64	mA
Δt/Δν	Input transition rise or fall rate) _Y	10		10	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN54LVTH273, SN74LVTH273 3.3-V ABT OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCBS136M - MAY 1992 - REVISED OCTOBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEGT CONDITIONS			SN54LVTH273			74LVTH2	273				
PAF	RAMETER	TEST CO	NDITIONS	MIN	TYP†	MAX	MIN	TYP [†]	MAX	UNIT			
VIK		V _{CC} = 2.7 V,	I _I = -18 mA			-1.2			-1.2	V			
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I _{OH} = -100 μA	VCC-0	.2		VCC-0	.2					
V		$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4			2.4			ν,			
VOH		.,	I _{OH} = -24 mA	2						V			
		V _{CC} = 3 V	$I_{OH} = -32 \text{ mA}$				2						
			I _{OL} = 100 μA			0.2			0.2				
		V _{CC} = 2.7 V	$I_{OL} = 24 \text{ mA}$			0.5			0.5				
V			I _{OL} = 16 mA			0.4			0.4	.,			
VOL		N 2 N	$I_{OL} = 32 \text{ mA}$			0.5			0.5	5 V			
		VCC = 3 V	$I_{OL} = 48 \text{ mA}$		0.55								
			I _{OL} = 64 mA		2/2	,			0.55				
		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V		R	10			10				
1.	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND		\$ ±1			±1					
11	Data innuta	V _{CC} = 3.6 V	$V_I = V_{CC}$		5	1			1	μΑ			
	Data inputs		V _I = 0	Q	,	-5			-5				
l _{off}		$V_{CC} = 0$,	V_{1} or $V_{0} = 0$ to 4.5 V						±100	μΑ			
		V 0 V	V _I = 0.8 V	75			75						
lizi i.is	Data inputs	VCC = 3 V	V _I = 2 V	-75			-75			μΑ			
I _{I(hold)} Data inputs	Data inputs	V _{CC} = 3.6 V [‡] ,	V _I = 0 to 3.6 V						500 -750	μΑ			
lcc		$V_{CC} = 3.6 \text{ V}, I_{O} = 0,$	Outputs high		0.19				0.19				
		$V_I = V_{CC}$ or GND	Outputs low	5				5	mA				
ΔICC§		$V_{CC} = 3 \text{ V to } 3.6 \text{ V, One}$ Other inputs at V_{CC} or C	input at V _{CC} – 0.6 V, GND			0.2			0.2	mA			
C _i		V _I = 3 V or 0			4			4		pF			

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			SN54LVTH273		SN74LVTH273							
			V _{CC} =	3.3 V 3 V	VCC =	2.7 V	V _{CC} =	3.3 V 3 V	VCC =	2.7 V	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
fclock	f _{clock} Clock frequency			150				150			MHz	
t _W	Pulse duration		3.3		3.3		3.3		3.3		ns	
	Outros tinas	Data high or low before CLK↑	2.3	VO'	2.7		2.3		2.7			
t _{Su} Setup time		CLR high before CLK↑	2.3	6,66	2.7		2.3		2.7		ns	
t _h	Hold time, data high or low after CLK↑		0		0		0		0		ns	

[‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.


[§] This is the increase in supply current for each input that is at the specified TTL voltage level, rather than VCC or GND.

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER FROM (INPUT)			SN54LVTH273				SN74LVTH273						
		TO \forall CC = 3.3 V \pm 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX		
f _{max}			150		4		150					MHz	
tPLH .	CLK Any Q	0116	A O	1.6	5	25.41	5.6	1.7	3.2	4.9		5.5	
^t PHL		1.8	4.9	7/	5.2	1.9	3.2	4.8		5.1	ns		
^t PHL	CLR	Any Q	1.5	4.4		4.8	1.6	2.7	4.3	·	4.7	ns	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50~\Omega$, $t_f \leq 2.5~\text{ns}$, $t_f \leq 2.5~\text{ns}$.
- D. The outputs are measured one at a time with one transition per measurement.


Figure 1. Load Circuit and Voltage Waveforms



DW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated