
SCBS705H – AUGUST 1997 – REVISED MAY 2004

- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} and Power-Up 3-State Support Hot Insertion

SN54LVTH646 . . . JT OR W PACKAGE SN74LVTH646 . . . DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)

> CLKAB 24 🛛 V_{CC} SAB 12 23 CLKBA DIR 3 22 SBA A1 [4 21 0E A2 5 20 🛛 B1 A3 6 19 B2 A4 🛛 7 18 🛛 B3 A5 🛛 8 17 🛛 B4 A6 🛛 9 16 🛛 B5 А7 П 10 15 I B6 A8 11 14 🛛 B7 GND 12 13 B8

- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)



description/ordering information

These bus transceivers and registers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

т _А	PACKA	3E†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
		Tube	SN74LVTH646DW	
	SOIC – DW	Tape and reel	SN74LVTH646DWR	LVTH646
	SOP – NS	Tape and reel	SN74LVTH646NSR	LVTH646
–40°C to 85°C	SSOP – DB	Tape and reel	SN74LVTH646DBR	LXH646
		Tube	SN74LVTH646PW	
	TSSOP – PW	Tape and reel	SN74LVTH646PWR	LXH646
	TVSOP – DGV	Tape and reel	SN74LVTH646DGVR	LXH646
	CDIP – JT	Tube	SNJ54LVTH646JT	SNJ54LVTH646JT
–55°C to 125°C	CFP – W	Tube	SNJ54LVTH646W	SNJ54LVTH646W
	LCCC – FK	Tube	SNJ54LVTH646FK	SNJ54LVTH646FK

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2004, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SN54LVTH646, SN74LVTH646 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SCBS705H - AUGUST 1997 - REVISED MAY 2004

description/ordering information (continued)

The 'LVTH646 devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVTH646.

Output-enable (OE) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port can be stored in either register or in both.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The direction control (DIR) determines which bus receives data when \overline{OE} is low. In the isolation mode (\overline{OE} high), A data can be stored in one register and/or B data can be stored in the other register.

When an output function is disabled, the input function still is enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

		INP	UTS			DATA	l/Os	
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1-A8	B1–B8	OPERATION OR FUNCTION
Х	Х	Ŷ	Х	Х	Х	Input	Unspecified [†]	Store A, B unspecified [†]
х	Х	Х	\uparrow	Х	Х	Unspecified [†]	Input	Store B, A unspecified [†]
Н	Х	Ŷ	\uparrow	Х	Х	Input	Input	Store A and B data
н	Х	H or L	H or L	Х	Х	Input disabled	Input disabled	Isolation, hold storage
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
L	Н	H or L	Х	Н	Х	Input	Output	Stored A data to B bus


FUNCTION TABLE

[†] The data-output functions can be enabled or disabled by various signals at OE and DIR. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.





SCBS705H - AUGUST 1997 - REVISED MAY 2004




Pin numbers shown are for the DB, DGV, DW, JT, NS, PW, and W packages.





SCBS705H - AUGUST 1997 - REVISED MAY 2004

logic diagram (positive logic)



To Seven Other Channels

Pin numbers shown are for the DB, DGV, DW, JT, NS, PW, and W packages.



SCBS705H - AUGUST 1997 - REVISED MAY 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1) Voltage range applied to any output in the high		0.5 V to 4.6 V 0.5 V to 7 V
or power-off state, V_{O} (see Note 1)		–0.5 V to 7 V
Voltage range applied to any output in the high		
Current into any output in the low state, IO: SN	J54LVTH646	96 mA
SN	J74LVTH646	128 mA
Current into any output in the high state, I_{O} (se	e Note 2): SN54LVTH646	48 mA
	SN74LVTH646	64 mA
Input clamp current, I _{IK} (V _I < 0)		
Output clamp current, I_{OK} (V _O < 0)		
Package thermal impedance, θ_{JA} (see Note 3)		
Storage temperature range, T _{stg}		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

			SN54LV	TH646	SN74LV	TH646	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage			5.5		5.5	V
IOH	High-level output current			-24		-32	mA
IOL	Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200		200		μs/V
Т _А	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS705H - AUGUST 1997 - REVISED MAY 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SN	54LVTH	646	SN	74LVTH6	646			
PAI	RAMETER	TEST CO	ONDITIONS	MIN	TYP†	MAX	MIN	TYP [†]	MAX	UNIT		
VIK		V _{CC} = 2.7 V,	lı = –18 mA			-1.2			-1.2	V		
		V _{CC} = 2.7 V to 3.6 V,	I _{OH} = -100 μA	V _{CC} -0	.2		V _{CC} -0	.2				
.,		V _{CC} = 2.7 V,	IOH = -8 mA	2.4			2.4			.,		
VOH			I _{OH} = -24 mA	2						V		
		$V_{CC} = 3 V$	I _{OH} = -32 mA				2					
			I _{OL} = 100 μA			0.2			0.2			
		V _{CC} = 2.7 V	I _{OL} = 24 mA			0.5			0.5			
			I _{OL} = 16 mA			0.4			0.4	v		
VOL		N 2.V	I _{OL} = 32 mA			0.5			0.5	V		
		$V_{CC} = 3 V$	I _{OL} = 48 mA			0.55						
			I _{OL} = 64 mA						0.55			
	V _{CC} = 3.6 V,		$V_I = V_{CC} \text{ or } GND$	±1			±1					
Control inputs V _{CC}		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V			10			10			
lj –			V _I = 5.5 V			20			20	μA		
	A or B ports‡	V _{CC} = 3.6 V	$V_{I} = V_{CC}$			1			1			
			$V_{I} = 0$			-5			-5			
loff		$V_{CC} = 0,$	V_{I} or V_{O} = 0 to 4.5 V				±100		±100	μΑ		
			VI = 0.8 V	75			75					
l _{l(hold)}	A or B ports	$V_{CC} = 3 V$	V _I = 2 V	-75			-75			μA		
()		V _{CC} = 3.6 V§,	V _I = 0 to 3.6 V						±500			
IOZPU		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V _O = OE = don't care	0.5 V to 3 V,			±100			±100	μA		
IOZPD		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V _O = OE = don't care	= 0.5 V to 3 V,			±100			±100	μA		
		V _{CC} = 3.6 V,	Outputs high			0.19			0.19			
lcc		$l_{O} = 0,$	Outputs low		5		5		mA			
		$V_{I} = V_{CC}$ or GND	Outputs disabled			0.19			0.19			
$\Delta I_{CC}\P$		V_{CC} = 3 V to 3.6 V, One input at V_{CC} – 0.6 V Other inputs at V_{CC} or GND				0.2			0.2	mA		
Ci		V _I = 3 V or 0			4			4		pF		
C _{io}		V _O = 3 V or 0			9			9		pF		

[†] All typical values are at V_{CC} = 3.3 V, $T_A = 25^{\circ}C$.

[‡] Unused terminals at V_{CC} or GND

§ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.



SCBS705H - AUGUST 1997 - REVISED MAY 2004

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

				SN54L\	/TH646			SN74L\	/TH646		
			¥ 0.5 V _{CC} =		VCC =	2.7 V	= V _{CC} ± 0.	3.3 V 3 V	V _{CC} =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	f _{clock} Clock frequency			150		150		150		150	MHz
tw	Pulse duration, CLK high or low		3.3		3.3		3.3		3.3		ns
	Setup time, Data high		1.3		1.6		1.2		1.5		
t _{su}	A or B before CLKAB [↑] or CLKBA [↑] Data low		1.9		2.6		1.6		2.2		ns
t _h	th Hold time, A or B after CLKAB [↑] or CLKBA [↑]				1.2		0.8		0.8		ns

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)


				SN54LV	/TH646			SN7	4LVTH	646		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX	
fmax			150		150		150			150		MHz
^t PLH	CLKBA or	A or B	1	5.3		5.9	1.8	3.1	4.7		5.6	~~
^t PHL	CLKAB	AOID	1.5	5		5.9	1.8	3.1	4.7		5.6	ns
^t PLH	A or B	D or A	1	4.9		5.6	1.3	2.3	3.5		4.1	~~
^t PHL	AOLP	B or A	1.2	4.8		5	1.3	2.4	3.5		4.1	ns
^t PLH	SBA or SAB‡	A or B	1	5.3		6.3	1.5	3	4.9		6	20
^t PHL	SDA OF SAD+	AOIB	1.3	5.3		6.3	1.5	3.3	4.9		6	ns
^t PZH	OE	A	1	5.4		6.7	1.1	3.1	5.2		6.5	
^t PZL	ÛE	A or B	1	5.6		6.7	1.1	3.4	5.2		6.5	ns
^t PHZ	OE	A or B	1.7	6.3		6.5	2.3	3.9	5.5		6.1	~~
^t PLZ	ÛE	AOID	2.2	6.3		6.5	2.3	4	5.5		5.9	ns
^t PZH	DIR	A or D	1.2	5.6		6.8	1.3	3.4	5.2		6.6	
^t PZL	DIK	A or B	1.2	6.7		6.8	1.3	3.6	5.2		6.6	ns
^t PHZ	DIR	A or B	1.1	7.2		8.1	1.5	3.2	5.6		6.7	ns
^t PLZ	DIK	AUB	1.4	6.1		6.6	1.5	3.8	5.6		6.3	115

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡]These parameters are measured with the internal output state of the storage register opposite that of the bus input.



SCBS705H - AUGUST 1997 - REVISED MAY 2004



PARAMETER MEASUREMENT INFORMATION

NOTES: A. Cl includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms





10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9674801Q3A	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9674801Q3A SNJ54LVTH 646FK	Samples
5962-9674801QKA	ACTIVE	CFP	W	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9674801QK A SNJ54LVTH646W	Samples
5962-9674801QLA	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9674801QL A SNJ54LVTH646JT	Samples
SN74LVTH646DBLE	OBSOLETE	SSOP	DB	24		TBD	Call TI	Call TI	-40 to 85		
SN74LVTH646DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH646	Samples
SN74LVTH646DWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVTH646	Samples
SN74LVTH646PWLE	OBSOLETE	TSSOP	PW	24		TBD	Call TI	Call TI	-40 to 85		
SN74LVTH646PWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LXH646	Samples
SNJ54LVTH646FK	ACTIVE	LCCC	FK	28	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9674801Q3A SNJ54LVTH 646FK	Samples
SNJ54LVTH646JT	ACTIVE	CDIP	JT	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9674801QL A SNJ54LVTH646JT	Samples
SNJ54LVTH646W	ACTIVE	CFP	W	24	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9674801QK A SNJ54LVTH646W	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



PACKAGE OPTION ADDENDUM

10-Jun-2014

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LVTH646, SN74LVTH646 :

• Catalog: SN74LVTH646

Enhanced Product: SN74LVTH646-EP, SN74LVTH646-EP

• Military: SN54LVTH646

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product



10-Jun-2014

- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



1	*All dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	SN74LVTH646PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

26-Jan-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVTH646PWR	TSSOP	PW	24	2000	367.0	367.0	38.0

MECHANICAL DATA

MCER004A - JANUARY 1995 - REVISED JANUARY 1997

JT (R-GDIP-T**)

CERAMIC DUAL-IN-LINE

24 LEADS SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB



CERAMIC DUAL FLATPACK

W (R-GDFP-F24)



NOTES: A. All linear dimensions are in inches (millimeters).

- This drawing is subject to change without notice. В.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
 E. Falls within Mil-Std 1835 GDFP2-F20



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:


A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





All linear dimensions are in millimeters. A.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations. E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated