


SN74SSTVF16857
14-BIT REGISTERED BUFFER
WITH SSTL_2 INPUTS AND OUTPUTS
 SCES411B – AUGUST 2002 – REVISED APRIL 2003

- Member of the Texas Instruments Widebus™ Family
- Operates at 2.3 V to 2.7 V for PC1600, PC2100, and PC2700; 2.5 V to 2.7 V for PC3200
- Pinout and Functionality Compatible With JEDEC Standard SSTV16857
- 600 ps Faster (Simultaneous Switching) Than JEDEC Standard SSTV16857 in PC2700 DIMM Applications
- Output Edge-Control Circuitry Minimizes Switching Noise in Unterminated DIMM Load
- Outputs Meet SSTL_2 Class I Specifications
- Supports SSTL_2 Data Inputs
- Differential Clock (CLK and $\overline{\text{CLK}}$) Inputs
- Supports LVCMOS Switching Levels on the $\overline{\text{RESET}}$ Input
- $\overline{\text{RESET}}$ Input Disables Differential Input Receivers, Resets All Registers, and Forces All Outputs Low
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



description/ordering information

This 14-bit registered buffer is designed for 2.3-V to 2.7-V V_{CC} operation.

All inputs are SSTL_2, except the LVCMOS reset ($\overline{\text{RESET}}$) input. All outputs are edge-controlled circuits optimized for unterminated DIMM loads and meet SSTL_2 Class I specifications.

The SN74SSTVF16857 operates from a differential clock (CLK and $\overline{\text{CLK}}$). Data are registered at the crossing of CLK going high and $\overline{\text{CLK}}$ going low.

ORDERING INFORMATION

T _A	PACKAGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	TSSOP – DGG Tape and reel	SN74SSTVF16857GR	SSTVF16857

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2003, Texas Instruments Incorporated

SN74SSTVF16857

14-BIT REGISTERED BUFFER

WITH SSTL 2 INPUTS AND OUTPUTS

SCES411B – AUGUST 2002 – REVISED APRIL 2003

description/ordering information (continued)


The device supports low-power standby operation. When $\overline{\text{RESET}}$ is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (V_{REF}) inputs are allowed. In addition, when $\overline{\text{RESET}}$ is low, all registers are reset, and all outputs are forced low. The LVCMOS $\overline{\text{RESET}}$ input always must be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied, $\overline{\text{RESET}}$ must be held in the low state during power up.

FUNCTION TABLE

INPUTS				OUTPUT Q
$\overline{\text{RESET}}$	CLK	$\overline{\text{CLK}}$	D	
H	↑	↓	H	H
H	↑	↓	L	L
H	L or H	L or H	X	Q_0
L	X, or floating	X, or floating	X, or floating	L

logic diagram (positive logic)



SN74SSTVF16857
14-BIT REGISTERED BUFFER
WITH SSTL 2 INPUTS AND OUTPUTS
SCES411B – AUGUST 2002 – REVISED APRIL 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC} or V_{DDQ}	–0.5 V to 3.6 V
Input voltage range, V_I (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	–0.5 V to $V_{DDQ} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{DDQ}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{DDQ})	±50 mA
Continuous current through each V_{CC} , V_{DDQ} , or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3)	70°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 3.6 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

		MIN	NOM	MAX	UNIT	
V_{CC}	Supply voltage	V_{DDQ}		2.7	V	
V_{DDQ}	Output supply voltage	PC1600, PC2100, PC2700		2.7	V	
		PC3200		2.7		
V_{REF}	Reference voltage ($V_{REF} = V_{DDQ}/2$)	PC1600, PC2100, PC2700	1.15	1.25	1.35	V
		PC3200	1.25	1.3	1.35	
V_I	Input voltage	0		V_{CC}	V	
V_{IH}	AC high-level input voltage	Data inputs	$V_{REF}+310$ mV		V	
V_{IL}	AC low-level input voltage	Data inputs	$V_{REF}-310$ mV		V	
V_{IH}	DC high-level input voltage	Data inputs	$V_{REF}+150$ mV		V	
V_{IL}	DC low-level input voltage	Data inputs	$V_{REF}-150$ mV		V	
V_{IH}	High-level input voltage	\overline{RESET}	1.7		V	
V_{IL}	Low-level input voltage	\overline{RESET}	0.7		V	
V_{ICR}	Common-mode input voltage range	CLK, \overline{CLK}	0.97		1.53	V
$V_{I(PP)}$	Peak-to-peak input voltage	CLK, \overline{CLK}	360		mV	
I_{OH}	High-level output current				–16	mA
I_{OL}	Low-level output current				16	mA
T_A	Operating free-air temperature	0			70	°C

NOTE 4: The \overline{RESET} input of the device must be held at valid logic voltage levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless \overline{RESET} is low. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SN74SSTVF16857
14-BIT REGISTERED BUFFER
WITH SSTL 2 INPUTS AND OUTPUTS

SCES411B – AUGUST 2002 – REVISED APRIL 2003

electrical characteristics for PC1600, PC2100, and PC2700 over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} AND V _{DDQ}	MIN	TYP†	MAX	UNIT			
V _{IK}		I _I = -18 mA	2.3 V			-1.2	V			
V _{OH}		I _{OH} = -100 μA	2.3 V to 2.7 V	V _{DDQ} -0.2			V			
		I _{OH} = -8 mA	2.3 V	1.95						
V _{OL}		I _{OL} = 100 μA	2.3 V to 2.7 V			0.2	V			
		I _{OL} = 8 mA	2.3 V			0.35				
I _I	All inputs	V _I = V _{CC} or GND	2.7 V			±5	μA			
I _{CC}	Static standby	RESET = GND	2.7 V				10	μA		
	Static operating	RESET = V _{CC} , V _I = V _{IH} (AC) or V _{IL} (AC)					I _O = 0		8	25
I _{CCD}	Dynamic operating – clock only	RESET = V _{CC} , V _I = V _{IH} (AC) or V _{IL} (AC), CLK and CLK switching 50% duty cycle	2.5 V				28	μA/MHz		
	Dynamic operating – per each data input	RESET = V _{CC} , V _I = V _{IH} (AC) or V _{IL} (AC), CLK and CLK switching 50% duty cycle, One data input switching at one-half clock frequency, 50% duty cycle					I _O = 0	7	μA/clock MHz/D input	
C _i	Data inputs	V _I = V _{REF} ± 310 mV	2.5 V				2.5	3	3.5	pF
	CLK, CLK	V _{ICR} = 1.25 V, V _I (PP) = 360mV					2.5	3	3.5	
	RESET	V _I = V _{CC} or GND					2.3	3	3.5	

† All typical values are at V_{CC} = 2.5 V, T_A = 25°C.

electrical characteristics for PC3200 over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC} AND V _{DDQ}	MIN	TYP†	MAX	UNIT			
V _{IK}		I _I = -18 mA	2.5 V			-1.2	V			
V _{OH}		I _{OH} = -100 μA	2.5 V to 2.7 V	V _{DDQ} -0.2			V			
		I _{OH} = -8 mA	2.5 V	1.95						
V _{OL}		I _{OL} = 100 μA	2.5 V to 2.7 V			0.2	V			
		I _{OL} = 8 mA	2.5 V			0.35				
I _I	All inputs	V _I = V _{CC} or GND	2.7 V			±5	μA			
I _{CC}	Static standby	RESET = GND	2.7 V				10	μA		
	Static operating	RESET = V _{CC} , V _I = V _{IH} (AC) or V _{IL} (AC)					I _O = 0		8	25
I _{CCD}	Dynamic operating – clock only	RESET = V _{CC} , V _I = V _{IH} (AC) or V _{IL} (AC), CLK and CLK switching 50% duty cycle	2.6 V				28	μA/MHz		
	Dynamic operating – per each data input	RESET = V _{CC} , V _I = V _{IH} (AC) or V _{IL} (AC), CLK and CLK switching 50% duty cycle, One data input switching at one-half clock frequency, 50% duty cycle					I _O = 0	7	μA/clock MHz/D input	
C _i	Data inputs	V _I = V _{REF} ± 310 mV	2.6 V				2.5	3	3.5	pF
	CLK, CLK	V _{ICR} = 1.25 V, V _I (PP) = 360mV					2.5	3	3.5	
	RESET	V _I = V _{CC} or GND					2.3	3	3.5	

† All typical values are at V_{CC} = 2.6 V, T_A = 25°C.



SN74SSTVF16857
14-BIT REGISTERED BUFFER
WITH SSTL 2 INPUTS AND OUTPUTS
 SCES411B – AUGUST 2002 – REVISED APRIL 2003

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}^\dagger$		$V_{CC} = 2.6\text{ V} \pm 0.1\text{ V}^\dagger$		UNIT
			MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency		250		250		MHz
t_w	Pulse duration, CLK, $\overline{\text{CLK}}$ high or low		2		2		ns
t_{act}	Differential inputs active time (see Note 5)		22		22		ns
t_{inact}	Differential inputs inactive time (see Note 6)		22		22		ns
t_{su}	Setup time	Fast slew rate (see Notes 7 and 9)	Data before CLK \uparrow , $\overline{\text{CLK}}\downarrow$		0.75		ns
		Slow slew rate (see Notes 8 and 9)			0.9		
t_h	Hold time	Fast slew rate (see Notes 7 and 9)	Data after CLK \uparrow , $\overline{\text{CLK}}\downarrow$		0.75		ns
		Slow slew rate (see Notes 8 and 9)			0.9		

† For this test condition, V_{DDQ} always is equal to V_{CC} .

- NOTES:
5. V_{REF} must be held at a valid input level and data inputs must be held low for a minimum time of $t_{\text{act}} \text{ max}$, after $\overline{\text{RESET}}$ is taken high.
 6. V_{REF} , data, and clock inputs must be held at valid voltage levels (not floating) for a minimum time of $t_{\text{inact}} \text{ max}$, after $\overline{\text{RESET}}$ is taken low.
 7. For data signal input slew rate $\geq 1\text{ V/ns}$.
 8. For data signal input slew rate $\geq 0.5\text{ V/ns}$ and $< 1\text{ V/ns}$.
 9. CLK, $\overline{\text{CLK}}$ signals input slew rates are $\geq 1\text{ V/ns}$.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}^\dagger$		$V_{CC} = 2.6\text{ V} \pm 0.1\text{ V}^\dagger$		UNIT
			MIN	MAX	MIN	MAX	
f_{max}			250		250		MHz
t_{pd}^\ddagger	CLK and $\overline{\text{CLK}}$	Q	1.1	2.6	1.1	2.6	ns
t_{PHL}	$\overline{\text{RESET}}$	Q	5		5		ns


† For this test condition, V_{DDQ} always is equal to V_{CC} .

‡ Single bit switching

SN74SSTVF16857
14-BIT REGISTERED BUFFER
WITH SSTL 2 INPUTS AND OUTPUTS

SCES411B – AUGUST 2002 – REVISED APRIL 2003

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. I_{CC} tested with clock and data inputs held at V_{CC} or GND, and $I_O = 0 \text{ mA}$.
 - C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, input slew rate = $1 \text{ V/ns} \pm 20\%$ (unless otherwise noted).
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. $V_{REF} = V_{DDQ}/2$
 - F. $V_{IH} = V_{REF} + 310 \text{ mV}$ (ac voltage levels) for differential inputs. $V_{IH} = V_{CC}$ for LVC MOS input.
 - G. $V_{IL} = V_{REF} - 310 \text{ mV}$ (ac voltage levels) for differential inputs. $V_{IL} = \text{GND}$ for LVC MOS input.
 - H. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

DGV (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

24 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
 D. Falls within JEDEC: 24/48 Pins – MO-153
 14/16/20/56 Pins – MO-194

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265