10UT [

1IN− **1**2

1IN+ [] 3

2IN+ [] 5

2IN− ¶ 6

٧<sub>CC+</sub> [

2OUT

SLVS461B - JANUARY 2003 - REVISED JULY 2003

14 🛮 40UT

13**∏** 4IN–

12 4IN+

10 3IN+

9 3IN-

8**∏** 30UT

11 V<sub>CC</sub>\_/GND

D, N, OR PW PACKAGE (TOP VIEW)

- Low Offset . . . 3 mV (Max) for A-Grade
- Wide Gain-Bandwidth Product . . . 4 MHz
- High Slew Rate . . . 13 V/μs
- Fast Settling Time . . . 1.1 μs to 0.1%
- Wide-Range Single-Supply Operation
   ... 4 V to 36 V
- Wide Input Common-Mode Range Includes Ground (V<sub>CC</sub>)
- Low Total Harmonic Distortion . . . 0.02%
- Large-Capacitance Drive Capability ...10,000 pF
- Output Short-Circuit Protection
- Alternative to MC33074/A and MC34074/A

#### description/ordering information

#### ORDERING INFORMATION

TA	V <sub>IO</sub> max AT 25°C	PACE	(AGE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
		PDIP (N)	Tube of 25	TL3474ACN	TL3474ACN		
	A-grade: 3 mV	SOIC (D)	Tube of 50	TL3474ACD	TL3474A		
		SOIC (D)	Reel of 2500	TL3474ACDR	1L34/4A		
	01114	T000D (DM)	Tube of 90	TL3474ACPW	T3474A		
0°C to 70°C		TSSOP (PW)	Reel of 2000	TL3474ACPWR	13474A		
0 0 10 70 0	Standard grade: 10 mV	PDIP (N)	Tube of 25	TL3474CN	TL3474CN		
		SOIC (D)	Tube of 50	TL3474CD	TL3474C		
			Reel of 2500	TL3474CDR	1134740		
		TSSOP (PW)	Tube of 90	TL3474CPW	TL3474		
		1330F (FW)	Reel of 2000	TL3474CPWR	113474		
	A-grade:	PDIP (N)	Tube of 25	TL3474AIN	Z3474A		
		SOIC (D)	Tube of 50	TL3474AID	TL3474AI		
		301C (D)	Reel of 2500	TL3474AIDR	TL34/4AI		
	01111	TSSOP (PW)	Tube of 90	TL3474AIPW	Z3474A		
−40°C to 105°C		1330F (FW)	Reel of 2000	TL3474AIPWR	234/44		
		PDIP (N)	Tube of 25	TL3474IN	TL3474IN		
		SOIC (D)	Tube of 50	TL3474ID	TL3474I		
	Standard grade: 10 mV	SOIC (D)	Reel of 2500	TL3474IDR	11.34/41		
		TCCOD (DW)	Tube of 90	TL3474IPW	79474		
		TSSOP (PW)	Reel of 2000	TL3474IPWR	Z3474		

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SLVS461B - JANUARY 2003 - REVISED JULY 2003

#### description/ordering information (continued)

Quality, low-cost, bipolar fabrication with innovative design concepts is employed for the TL3474, TL3474A operational amplifiers. These devices offer 4 MHz of gain-bandwidth product,  $13\text{-V}/\mu\text{s}$  slew rate, and fast settling time without the use of JFET device technology. Although the TL3474 and TL3474A can be operated from split supplies, they are particularly suited for single-supply operation because the common-mode input voltage range includes ground potential (V<sub>CC</sub>). With a Darlington transistor input stage, these devices exhibit high input resistance, low input offset voltage, and high gain. The all-npn output stage, characterized by no dead-band crossover distortion and large output voltage swing, provides high-capacitance drive capability, excellent phase and gain margins, low open-loop high-frequency output impedance, and symmetrical source/sink ac frequency response. These low-cost amplifiers are an alternative to the MC34074/A and MC33074/A operational amplifiers.

#### schematic (each amplifier)





SLVS461B - JANUARY 2003 - REVISED JULY 2003

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage: V <sub>CC+</sub> (see Note 1)	18 V
V <sub>CC</sub>	–18 V
Differential input voltage, V <sub>ID</sub> (see Note 2)	
Input voltage, V <sub>I</sub> (any input)	V <sub>CC±</sub>
Input current, I <sub>I</sub> (each input)	±1 mA
Output current, I <sub>O</sub>	±80 mA
Total current into V <sub>CC+</sub>	
Total current out of V <sub>CC</sub>	80 mA
Duration of short-circuit current at (or below) 25°C (see Note 3)	Unlimited
Package thermal impedance, θ <sub>JA</sub> (see Notes 4 and 5): D package	86°C/W
N package	80°C/W
PW package	113°C/W
Operating virtual junction temperature, T <sub>J</sub>	150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T <sub>stq</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between V<sub>CC+</sub> and V<sub>CC</sub>\_GND.
  - 2. Differential voltages are at the noninverting input with respect to the inverting input. Excessive input current can flow when the input is less than V<sub>CC</sub> 0.3 V.
  - 3. The output can be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.
  - 4. Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.
  - 5. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions

V <sub>CC±</sub>	V <sub>CC±</sub> Supply voltage				V	
\/.a	Common mode input voltage	= 5 V	0	2.8	V	
VIC	Common-mode input voltage	<u>+</u> = ±15 V	-15	12.8	v	
т.	Operating free air temperature	74C, TL3474AC	0	70	°C	
TA	Operating free-air temperature TL3474I, TL3474AI		-40	105	C	

SLVS461B - JANUARY 2003 - REVISED JULY 2003

## electrical characteristics at specified free-air temperature, $V_{CC\pm}$ = $\pm 15$ V (unless otherwise noted)

PARAMETER		TEST CONDITIONS		TA	TL3474			TL3474A			UNIT
					MIN	TYP†	MAX	MIN	TYP†	MAX	ONIT
	Input offset voltage		$V_{CC} = 5 V$	25°C		1.5	10		1.5	3	
VIO			V <sub>CC</sub> = ±15 V	25°C		1.0	10		1.0	3	mV
			VCC = ±13 V	Full range‡			12			5	
αVIO	Temperature coefficient of input offset voltage	V <sub>IC</sub> = 0, V <sub>O</sub> = 0,	V <sub>CC</sub> = ±15 V	Full range‡		10			10		μV/°C
lio.	Input offset	$R_S = 50 \Omega$	Vaa = +15 V	25°C		6	75		6	75	nA
lo	current		$V_{CC} = \pm 15 \text{ V}$	Full range‡			300			300	IIA
lin	Input bias current		V00 - +15 V	25°C		100	500		100	500	nA
ΙΒ	input bias current		$V_{CC} = \pm 15 \text{ V}$	Full range‡			700			700	IIA
VICR	Common-mode VICR input voltage	R <sub>S</sub> = 50 Ω		25°C		-15 to 12.8			-15 to 12.8		٧
	range			Full range‡		–15 to 12.8			–15 to 12.8		
ļ.,	High-level output voltage	$V_{CC+} = 5 \text{ V, } V_{CC-} = 0,$ $R_L = 2 \text{ k}\Omega$ $R_L = 10 \text{ k}\Omega$ $R_L = 2 \text{ k}\Omega$		25°C	3.7	4		3.7	4		V
Vон				25°C	13.6	14		13.6	14		
				Full range‡	13.4			13.4			
,	Low-level output voltage	$V_{CC+} = 5 \text{ V, } V_{CC-} = 0,$ $R_L = 2 \text{ k}\Omega$ $R_L = 10 \text{ k}\Omega$		25°C		0.1	0.3		0.1	0.3	٧
VOL				25°C		-14.7	-14.3		-14.7	-14.3	
		$R_L = 2 k\Omega$		Full range‡			-13.5			-13.5	
A <sub>VD</sub>	Large-signal differential	$V_O = \pm 10 \text{ V}, R_L = 2 \text{ k}\Omega$		25°C	25	100		25	100		- V/mV
۸۷۵	voltage amplification			Full range‡	20			20			
los	Short-circuit output current	Source: V <sub>ID</sub> = 1 V,		25°C	-10	-34		-10	-34		mA
.03		Sink: $V_{ID} = -1 V$ ,	V <sub>O</sub> = 0		20	27		20	27		
CMRR	Common-mode rejection ratio	$V_{IC} = V_{ICR}(min),$	R <sub>S</sub> = 50 Ω	25°C	65	97		80	97		dB
ksvr	rejection ratio (ΔV <sub>CC±</sub> /ΔV <sub>IO</sub> )	$V_{CC\pm} = \pm 13.5 \text{ V to } \pm R_S = 100 \Omega$	:16.5 V,	25°C	70	97		70	97		dB
		V <sub>O</sub> = 0,	No load	25°C		3.5	4.5		3.5	4.5	
Icc	Supply current (per channel)	ent		Full range‡		4.5	5.5		4.5	5.5	mA
		(per channel) $ \begin{array}{c} V_{CC+} = 5 \text{ V, } V_{O} = 2.5 \text{ V} \\ V_{CC-} = 0, \text{ No load} \end{array} $		25°C		3.5	4.5		3.5	4.5	



<sup>†</sup> All typical values are at T<sub>A</sub> = 25°C. ‡ Full range is 0°C to 70°C for the TL3474C, TL3474AC devices and –40°C to 105°C for the TL3474I, TL3474AI devices.

SLVS461B - JANUARY 2003 - REVISED JULY 2003

## operating characteristics, $V_{CC\pm}$ = $\pm 15$ V, $T_A$ = $25^{\circ}C$

	DADAMETED	TEST CONDITIONS		TL3474			TL3474A				
	PARAMETER			MIN TYP MAX		MAX	MIN TYP MAX		UNIT		
SR+	Positive slew rate	$V_I = -10 \text{ V to } 10 \text{ V},$	A <sub>V</sub> = 1	8	10		8	10		\// -	
SR-	Negative slew rate	$R_L = 2 k\Omega$ , $C_L = 300 pF$	A <sub>V</sub> = -1		13			13		V/μs	
t <sub>S</sub>	Settling time	A <sub>VD</sub> = -1, 10-V step	To 0.1%		1.1			1.1		μs	
		, , , , , , , , , , , , , , , , , , ,	To 0.01%	2.2				2.2		· ·	
$v_n$	Equivalent input noise voltage	$f = 1 \text{ kHz},$ $R_S = 100 \Omega$		49		49		nV/√ <del>Hz</del>			
In	Equivalent input noise current	f = 1 kHz		0.22		0.22		pA/√Hz			
THD	Total harmonic distortion	$V_{O(PP)} = 2 \text{ V to } 20 \text{ V, R}_{L} = 2 \text{ k}\Omega,$ $A_{VD} = 10, f = 10 \text{ kHz}$		0.02		0.02		%			
GBW	Gain-bandwidth product	f =100 kHz		3	4		3	4		MHz	
BW	Power bandwidth	$V_{O(PP)} = 20 \text{ V, R}_{L} = 2 \text{ k}\Omega,$ $A_{VD} = 1, \text{ THD} = 5.0\%$			160			160		kHz	
	Phase margin	$R_L = 2 k\Omega$ ,	C <sub>L</sub> = 0	70		70		doa			
φm	Friase margin	$R_L = 2 k\Omega$ ,	C <sub>L</sub> = 300 pF		50			50		deg	
	Gain margin	$R_L = 2 k\Omega$ ,	C <sub>L</sub> = 0		12			12		dB	
	Gairmargin	$R_L = 2 k\Omega$ ,	$C_L = 300  pF$	4		4		ав			
rį	Differential input resistance	V <sub>IC</sub> = 0			150			150		МΩ	
Ci	Input capacitance	V <sub>IC</sub> = 0			2.5			2.5		pF	
	Channel separation	f = 10 kHz			101			101		dB	
z <sub>O</sub>	Open-loop output impedance	f = 1 MHz,	A <sub>V</sub> = 1		20			20		Ω	

#### TYPICAL CHARACTERISTICS ( $T_A = 25^{\circ}C$ UNLESS OTHERWISE NOTED)




Figure 1




Figure 3




Figure 2





Figure 4



#### TYPICAL CHARACTERISTICS (T<sub>A</sub> = 25°C UNLESS OTHERWISE NOTED)






Figure 7

V<sub>IC</sub> - Input Common-Mode Voltage - V

2

10

14

-2

0.6

-14

-10




Figure 6




Figure 8

## TYPICAL CHARACTERISTICS (T<sub>A</sub> = 25°C UNLESS OTHERWISE NOTED)




Figure 9



## N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## D (R-PDSO-G14)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AB.



#### PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

e
d
trol
work
d trol wo

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated