






LOW-POWER RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN

Check for

Samples: [TLV2460-Q1](#), [TLV2461-Q1](#), [TLV2462-Q1](#), [TLV2463-Q1](#), [TLV2464-Q1](#), [TLV2460A-Q1](#), [TLV2461A-Q1](#), [TLV2462A-Q1](#), [TLV2463A-Q1](#), [TLV2464A-Q1](#)

FEATURES

- Qualified for Automotive Applications
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Rail-to-Rail Output Swing
- Gain Bandwidth Product . . . 6.4 MHz
- ± 80 -mA Output Drive Capability
- Supply Current . . . 500 μ A/Channel
- Input Offset Voltage . . . 100 μ V
- Input Noise Voltage . . . 11 nV/ $\sqrt{\text{Hz}}$
- Slew Rate . . . 1.6 V/ μ s
- Micropower Shutdown Mode (TLV2460/TLV2463) . . . 0.3 μ A/Channel
- Universal Operational Amplifier EVM



NC – No internal connection

DESCRIPTION

The devices in the TLV246x family of low-power rail-to-rail input/output operational amplifiers are specifically designed for portable applications. The input common-mode voltage range extends beyond the supply rails for maximum dynamic range in low-voltage systems. The amplifier output has rail-to-rail performance with high-output-drive capability, solving one of the limitations of older rail-to-rail input/output operational amplifiers. This rail-to-rail dynamic range and high output drive make the TLV246x ideal for buffering analog-to-digital converters.

The operational amplifier has 6.4-MHz bandwidth and 1.6-V/ μ s slew rate with only 500- μ A supply current, providing good ac performance with low power consumption. Devices are available with an optional shutdown terminal, which places the amplifier in an ultralow supply-current mode ($I_{DD} = 0.3 \mu\text{A/channel}$). While in shutdown, the operational amplifier output is placed in a high-impedance state. DC applications are also well served with an input noise voltage of 11 nV/ $\sqrt{\text{Hz}}$ and input offset voltage of 100 μ V.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ORDERING INFORMATION⁽¹⁾

T _A	V _{IOmax} AT 25°C	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 125°C	2000 µV	SOP – D	Reel of 2500	TLV2460QDRQ1	2460Q1
				TLV2461QDRQ1	2461Q1
				TLV2462QDRQ1	2462Q1
				TLV2463QDRQ1	2463Q1
				TLV2464QDRQ1 ⁽³⁾	2464Q1
		TSSOP – PW	Reel of 2000	TLV2460QPWRQ1	2460Q1
				TLV2461QPWRQ1	2461Q1
				TLV2462QPWRQ1	2462Q1
				TLV2463QPWRQ1	2463Q1
				TLV2464QPWRQ1 ⁽³⁾	2464Q1
		MSOP – DGK	Reel of 2500	TLV2462QDGKRQ1	QVM
	1500 µV	SOP – D	Reel of 2500	TLV2460AQDRQ1	2460AQ
				TLV2461AQDRQ1	2461AQ
				TLV2462AQDRQ1	2462AQ
				TLV2463AQDRQ1	TLV2463AQ1
				TLV2464AQDRQ1 ⁽³⁾	2464AQ
		TSSOP – PW	Reel of 2000	TLV2460AQPWRQ1	2460AQ
				TLV2461AQPWRQ1	2461AQ
				TLV2462AQPWRQ1	2462AQ
				TLV2463AQPWRQ1	2463AQ
				TLV2464AQPWRQ1	2464AQ

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(3) Product Preview

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

V _{DD}	Supply voltage ⁽²⁾		6 V
V _{ID}	Differential input voltage range		–0.2 V to V _{DD} + 0.2 V
I _I	Input current (any input)		±200 mA
I _O	Output current		±175 mA
I _I	Total input current (into V _{DD} *)		175 mA
I _O	Total output current (out of GND)		175 mA
T _A	Operating free-air temperature range		–40°C to 125°C
T _J	Maximum junction temperature		150°C
θ _{JA}	Thermal impedance, junction to ambient ⁽³⁾	D (8 pin)	176°C/W
		D (14 pin)	123°C/W
		PW (8 pin)	259°C/W
		PW (14 pin)	174°C/W
		DGK (8 pin)	242°C/W
T _{stg}	Storage temperature range		–65°C to 150°C
Latch-Up performance meets 100 mA per AEC-Q100 (Class I)			Class I
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds			260°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential voltages, are with respect to GND.
- (3) Package thermal impedance is calculated in accordance with JESD 51-5.

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT	
V _{DD}	Supply voltage	Single supply	2.7	6	V
		Split supply	±1.35	±3	
V _{ICR}	Common-mode input voltage range		–0.2	V _{DD} + 0.2	V
T _A	Operating free-air temperature		–40	125	°C
	Shutdown on/off voltage level ⁽¹⁾	V _{IH}	2	0.7	V
		V _{IL}			

- (1) Relative to voltage on the GND terminal of the device

ELECTRICAL CHARACTERISTICS

at specified free-air temperature, $V_{DD} = 3\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T _A ⁽¹⁾	MIN	TYP	MAX	UNIT
V _{IO}	Input offset voltage	V _{DD} = 3 V, V _{IC} = 1.5 V, V _O = 1.5 V, R _S = 50 Ω	TLV246x	25°C		100	2000	μV
				Full range			2200	
			TLV246xA	25°C		150	1500	
				Full range			1700	
α _{VIO}	Temperature coefficient of input offset voltage	V _{DD} = 3 V, V _{IC} = 1.5 V, V _O = 1.5 V, R _S = 50 Ω				2		μV/°C
I _{IO}	Input offset current	V _{DD} = 3 V, V _{IC} = 1.5 V, V _O = 1.5 V, R _S = 50 Ω	25°C		2.8	7	pA	
			Full range			75		
I _{IB}	Input bias current	V _{IC} = 1.5 V, V _O = 1.5 V, R _S = 50 Ω	25°C		4.4	14	pA	
			Full range			75		
V _{OH}	High-level output voltage	I _O = −2.5 mA	25°C		2.9		V	
			Full range	2.8				
		I _O = −10 mA	25°C		2.7			
			Full range	2.5				
V _{OL}	Low-level output voltage	V _{IC} = 1.5 V, I _{OL} = 2.5 mA	25°C		0.1		V	
			Full range			0.2		
		V _{IC} = 1.5 V, I _{OL} = 10 mA	25°C		0.3			
			Full range			0.5		
I _{OS}	Short circuit output current	Sourcing	25°C		50		mA	
			Full range	20				
		Sinking	25°C		40			
			Full range	20				
I _O	Output current	Measured 1 V from rail		25°C		±40		mA
A _{VD}	Large-signal differential voltage amplification	R _L = 10 kΩ	25°C	90	105	dB		
			Full range	89				
r _{i(d)}	Differential input resistance			25°C		10 ⁹		Ω
C _{i(o)}	Common-mode input capacitance	f = 10 kHz		25°C		7		pF
z _o	Closed-loop output impedance	f = 100 kHz, A _V = 10		25°C		33		Ω
CMRR	Common-mode rejection ratio	V _{ICR} = 0 V to 3 V, R _S = 50 Ω		25°C	66	80	dB	
				Full range	60			
k _{SVR}	Supply-voltage rejection ratio (ΔV _{DD±} /ΔV _{IO})	V _{DD} = 2.7 V to 6 V, V _{IC} = V _{DD} /2, No load		25°C	80	85	dB	
				Full range	75			
		V _{DD} = 3 V to 5 V, V _{IC} = V _{DD} /2, No load		25°C	85	95		
				Full range	80			
I _{DD}	Supply current (per channel)	V _O = 1.5 V, No load		25°C		0.5	0.575	μA
				Full range			0.9	
I _{DD(SHDN)}	Supply current in shutdown (TLV2460, TLV2463)	SHDN < 0.7 V, Per channel in shutdown		25°C		0.3		μA
				Full range			2.5	

(1) Full range is -40°C to 125°C .

OPERATING CHARACTERISTICS

 $V_{DD} = 3\text{ V}$, at specified free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T _A ⁽¹⁾	MIN	TYP	MAX	UNIT
SR	Slew rate at unity gain	V _{O(PP)} = 2 V, C _L = 160 pF, R _L = 10 kΩ		25°C	1	1.6		V/μs
				Full range	0.8			
V _n	Equivalent input noise voltage	f = 100 Hz		25°C	16			nV/√Hz
		f = 1 kHz			11			
I _n	Equivalent input noise current	f = 1 kHz		25°C	0.13			pA/√Hz
THD+N	Total harmonic distortion plus noise	V _{O(PP)} = 2 V, R _L = 10 kΩ, f = 1 kHz	A _V = 1	25°C	0.006			%
			A _V = 10		0.02			
			A _V = 100		0.08			
t _(on)	Amplifier turn-on time	A _V = 1, R _L = 10 kΩ	Both channels	25°C	7.6			μs
			Channel 1 only, Channel 2 on		7.65			
t _(off)	Amplifier turn-off time	A _V = 1, R _L = 10 kΩ	Both channels	25°C	333			ns
			Channel 1 only, Channel 2 on		328			
			Channel 2 only, Channel 1 on		329			
Gain-bandwidth product		f = 10 kHz, C _L = 160 pF, R _L = 10 kΩ		25°C	5.2			MHz
t _s	Settling time	V _{(STEP)PP} = 2 V, A _V = −1, C _L = 10 pF, R _L = 10 kΩ	0.1%	25°C	1.47			μs
			0.01%		1.78			
		V _{(STEP)PP} = 2 V, A _V = −1, C _L = 56 pF, R _L = 10 kΩ	0.1%		1.77			
			0.01%		1.98			
φ _m	Phase margin at unity gain	R _L = 10 kΩ, C _L = 160 pF		25°C	44			°
Gain margin		R _L = 10 kΩ, C _L = 160 pF		25°C	7			dB

(1) Full range is –40°C to 125°C.

ELECTRICAL CHARACTERISTICS

at specified free-air temperature, $V_{DD} = 5\text{ V}$ (unless otherwise noted)

PARAMETER			TEST CONDITIONS		T _A ⁽¹⁾	MIN	TYP	MAX	UNIT	
V _{IO}	Input offset voltage	V _{DD} = 5 V, V _{IC} = 2.5 V, V _O = 2.5 V, R _S = 50 Ω	TLV246x	25°C			150	2000	μV	
				Full range				2200		
			TLV246xA	25°C			150	1500		
				Full range				1700		
α _{VIO}	Temperature coefficient of input offset voltage	V _{DD} = 5 V, V _{IC} = 2.5 V, V _O = 2.5 V, R _S = 50 Ω					2		μV/°C	
I _{IO}	Input offset current	V _{DD} = 5 V, V _{IC} = 2.5 V, V _O = 2.5 V, R _S = 50 Ω	25°C				0.3	7	pA	
			Full range					60		
I _{IB}	Input bias current	V _{DD} = 5 V, V _{IC} = 2.5 V, V _O = 2.5 V, R _S = 50 Ω	25°C				1.3	14	pA	
			Full range					60		
V _{OH}	High-level output voltage	I _O = −2.5 mA		25°C			4.9		V	
				Full range			4.8			
			I _O = −10 mA	TLV246x, TLV246xA	25°C			4.8		
					Full range			4.7		
				TLV2462QDGKRQ1	25°C			4.8		
					Full range			4.4		
V _{OL}	Low-level output voltage	V _{IC} = 2.5 V, I _{OL} = 2.5 mA	25°C				0.1		V	
			Full range					0.2		
			25°C				0.2			
			Full range					0.3		
I _{OS}	Short circuit output current	Sourcing	25°C				145		mA	
			Full range				60			
			25°C				100			
			Full range				60			
I _O	Output current	Measured 1 V from rail	25°C				±80		mA	
A _{VD}	Large-signal differential voltage amplification	V _{IC} = 2.5 V, R _L = 10 kΩ, V _O = 1 V to 4 V	25°C				92	109	dB	
			Full range				90			
r _{i(d)}	Differential input resistance		25°C				10 ⁹		Ω	
C _{i(o)}	Common-mode input capacitance	f = 10 kHz	25°C				7		pF	
z _o	Closed-loop output impedance	f = 100 kHz, A _V = 10	25°C				29		Ω	
CMRR	Common-mode rejection ratio	V _{ICR} = 0 V to 5 V, R _S = 50 Ω	25°C				71	85	dB	
			Full range				60			
k _{SVR}	Supply-voltage rejection ratio (ΔV _{DD±} /ΔV _{IO})	V _{DD} = 2.7 V to 6 V, V _{IC} = V _{DD} /2, No load	25°C				80	85	dB	
			Full range				75			
		V _{DD} = 3 V to 5 V, V _{IC} = V _{DD} /2, No load	25°C				85	95		
			Full range				80			
I _{DD}	Supply current (per channel)	V _O = 2.5 V, No load	25°C				0.55	0.65	μA	
			Full range					1		
I _{DD(SHDN)}	Supply current in shutdown (TLV2460, TLV2463)	SHDN < 0.7 V, Per channel in shutdown	25°C				1		μA	
			Full range					3		

(1) Full range is -40°C to 125°C .

OPERATING CHARACTERISTICS

 $V_{DD} = 5\text{ V}$, at specified free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T _A ⁽¹⁾	MIN	TYP	MAX	UNIT
SR	Slew rate at unity gain	V _{O(PP)} = 2 V, C _L = 160 pF, R _L = 10 kΩ		25°C	1	1.6		V/μs
				Full range	0.8			
V _n	Equivalent input noise voltage	f = 100 Hz		25°C	14			nV/√Hz
		f = 1 kHz			11			
I _n	Equivalent input noise current	f = 100 Hz		25°C	0.13			pA/√Hz
THD+N	Total harmonic distortion plus noise	V _{O(PP)} = 4 V, R _L = 10 kΩ, f = 10 kHz	A _V = 1	25°C	0.004			%
			A _V = 10		0.01			
			A _V = 100		0.04			
t _(on)	Amplifier turn-on time	A _V = 1, R _L = 10 kΩ	Both channels	25°C	7.6			μs
			Channel 1 only, Channel 2 on		7.65			
			Channel 2 only, Channel 1 on		7.25			
t _(off)	Amplifier turn-off time	A _V = 1, R _L = 10 kΩ	Both channels	25°C	333			ns
			Channel 1 only, Channel 2 on		328			
			Channel 2 only, Channel 1 on		329			
Gain-bandwidth product		f = 10 kHz, C _L = 160 pF, R _L = 10 kΩ		25°C	6.4			MHz
t _s	Settling time	V _{(STEP)PP} = 2 V, A _V = −1, C _L = 10 pF, R _L = 10 kΩ	0.1%	25°C	1.53			μs
			0.01%		1.83			
		V _{(STEP)PP} = 2 V, A _V = −1, C _L = 56 pF, R _L = 10 kΩ	0.1%		3.13			
			0.01%		3.33			
φ _m	Phase margin at unity gain	R _L = 10 kΩ, C _L = 160 pF		25°C	45			°
	Gain margin	R _L = 10 kΩ, C _L = 160 pF		25°C	7			dB

(1) Full range is -40°C to 125°C.

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V_{IO}	Input offset voltage	vs Common-mode input voltage	1, 2
I_{IB}	Input bias current	vs Free-air temperature	3, 4
I_{IO}	Input offset current	vs Free-air temperature	3, 4
V_{OH}	High-level output voltage	vs High-level output current	5, 6
V_{OL}	Low-level output voltage	vs Low-level output current	7, 8
$V_{O(PP)}$	Maximum peak-to-peak output voltage	vs Frequency	9, 10
	Open-loop gain	vs Frequency	11, 12
	Phase	vs Frequency	11, 12
A_{VD}	Differential voltage amplification	vs Load resistance	13
	Capacitive load	vs Load resistance	14
z_o	Output impedance	vs Frequency	15, 16
CMRR	Common-mode rejection ratio	vs Frequency	17
k_{SVR}	Supply-voltage rejection ratio	vs Frequency	18, 19
I_{DD}	Supply current	vs Supply voltage	20
		vs Free-air temperature	21
	Amplifier turnon characteristics		22
	Amplifier turnoff characteristics		23
	Supply current turnon		24
	Supply current turnoff		25
	Shutdown supply current	vs Free-air temperature	26
SR	Slew rate	vs Load capacitance	27
V_n	Equivalent input noise voltage	vs Frequency	28, 29
		vs Common-mode input voltage	30, 31
THD	Total harmonic distortion	vs Frequency	32, 33
THD + N	Total harmonic distortion plus noise	vs Peak-to-peak signal amplitude	34, 35
ϕ_m	Phase margin	vs Frequency	11, 12
		vs Load capacitance	36
		vs Free-air temperature	37
	Gain-bandwidth product	vs Supply voltage	38
		vs Free-air temperature	39
	Large signal follower		40, 41
	Small signal follower		42, 43
	Inverting large signal		44, 45
	Inverting small signal		46, 47




Figure 1.




Figure 2.




Figure 3.








Figure 4.






Figure 9.




Figure 10.




Figure 11.




Figure 12.




Figure 13.




Figure 14.




Figure 15.








Figure 16.






Figure 21.




Figure 22.




Figure 23.




Figure 24.




Figure 25.




Figure 26.




Figure 27.




Figure 28.




Figure 29.




Figure 30.




Figure 31.




Figure 32.




Figure 33.




Figure 34.




Figure 35.




Figure 36.




Figure 37.




Figure 38.




Figure 39.




Figure 40.




Figure 41.




Figure 42.




Figure 43.




Figure 44.




Figure 45.




Figure 46.




Figure 47.

PARAMETER MEASUREMENT INFORMATION




Figure 48.

APPLICATION INFORMATION

Driving a Capacitive Load

When the amplifier is configured in this manner, capacitive loading directly on the output decreases the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series (R_{NULL}) with the output of the amplifier, as shown in Figure 49. A minimum value of 20 Ω works well for most applications.





Figure 49. Driving a Capacitive Load

Offset Voltage

The output offset voltage (V_{OO}) is the sum of the input offset voltage (V_{IO}) and both input bias currents (I_{IB}) times the corresponding gains. The schematic and formula in Figure 50 can be used to calculate the output offset voltage.



$$V_{OO} = V_{IO} \left(1 + \left(\frac{R_F}{R_G} \right) \right) \pm I_{IB-} R_F + R_S \left(1 + \left(\frac{R_F}{R_G} \right) \right) \pm I_{IB+} R_F$$

Figure 50. Output Offset Voltage Model

General Configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see [Figure 51](#)).




Figure 51. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is eight to ten times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.




Figure 52. 2-Pole Low-Pass Sallen-Key Filter

Shutdown Function

Two members of the TLV246x family (TLV2460 and TLV2463) have a shutdown terminal for conserving battery life in portable applications. When the shutdown terminal is tied low, the supply current is reduced to 0.3 $\mu\text{A}/\text{channel}$, the amplifier is disabled, and the outputs are placed in a high-impedance mode. To enable the amplifier, the shutdown terminal can either be left floating or pulled high. When the shutdown terminal is left floating, care should be taken to ensure that parasitic leakage current at the shutdown terminal does not inadvertently place the operational amplifier into shutdown. The shutdown terminal threshold is always referenced to $V_{DD}/2$. Therefore, when operating the device with split supply voltages (e.g., $\pm 2.5\text{ V}$), the shutdown terminal must be pulled to $V_{DD}-$ (not GND) to disable the operational amplifier.

The amplifier's output with a shutdown pulse is shown in [Figure 22](#), [Figure 23](#), [Figure 24](#), and [Figure 25](#). The amplifier is powered with a single 5-V supply and configured as a noninverting configuration with a gain of 5. The amplifier turnon and turnoff times are measured from the 50% point of the shutdown pulse to the 50% point of the output waveform. The times for the single, dual, and quad are listed in the data tables.

Circuit Layout Considerations

To achieve the levels of high performance of the TLV246x, follow proper printed-circuit board design techniques. A general set of guidelines is given in the following.

- **Ground planes** – It is highly recommended that a ground plane be used on the board to provide all components with a low inductive ground connection. However, in the areas of the amplifier inputs and output, the ground plane can be removed to minimize the stray capacitance.

- Proper power supply decoupling – Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets – Sockets can be used but are not recommended. The additional lead inductance in the socket pins often leads to stability problems. Surface-mount packages soldered directly to the printed circuit board is the best implementation.
- Short trace runs/compact part placements – Optimum high performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This minimizes stray capacitance at the input of the amplifier.
- Surface-mount passive components – Using surface-mount passive components is recommended for high-performance amplifier circuits for several reasons. First, because of the extremely low lead inductance of surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small size of surface-mount components naturally leads to a more compact layout, thereby minimizing both stray inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be kept as short as possible.

General Power Dissipation Considerations

For a given θ_{JA} , the maximum power dissipation is shown in [Figure 53](#) and is calculated by [Equation 1](#):

$$P_D = \frac{T_{MAX} - T_A}{\theta_{JA}} \quad (1)$$

Where:

P_D = Maximum power dissipation of TLV246x (watts)

T_{MAX} = Absolute maximum junction temperature (150°C)

T_A = Ambient free-air temperature (°C)

$\theta_{JA} = \theta_{JC} + \theta_{CA}$

θ_{JC} = Thermal coefficient from junction to case

θ_{CA} = Thermal coefficient from case to ambient air (°C/W)





Figure 53. Maximum Power Dissipation vs Free-Air Temperature

Macromodel Information

Macromodel information provided was derived using Microsim Parts™ Release 8, the model generation software used with Microsim PSpice™. The Boyle macromodel⁽¹⁾ and subcircuit in [Figure 54](#) were generated using the TLV246x typical electrical and operating characteristics at $T_A = 25^\circ\text{C}$. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

(1) G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers," *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification
- Unity gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit



```
.SUBCKT TLV246X 1 2 3 4 5
C1 11 12 2.46034E-12
C2 6 7 10.0000E-12
CSS 10 99 443.21E-15
DC 5 53 DY
DE 54 5 DY
DLP 90 91 DX
DLN 92 90 DX
DP 4 3 DX
EGND 99 0 POLY (2) (3,0) (4,0) 0 .5 .5
FB 7 99 POLY (5) VB VC VE VLP
+ VLN 0 21.600E6 - 1E3 1E3 22E6 - 22E6
GA 6 0 11 12 345.26E- 6
GCM 0 6 10 99 15.422E- 9
ISS 10 4 DC 18.850E- 6
HLIM 90 0 VLIM 1K
J1 11 2 10 JX1
J2 12 1 10 JX2
R2 6 9 100.00E3
```

```
RD1 3 11 2.8964E3
RD2 3 12 2.8964E3
RO1 8 5 5.6000
RO2 7 99 6.2000
RP 3 4 8.9127
RSS 10 99 10.610E6
VB 9 0 DC 0
VC 3 53 DC .7836
VE 54 4 DC .7436
VLIM 7 8 DC 0
VLP 91 0 DC 117
VLN 0 92 DC 117
.MODEL DX D (IS=800.00E-18)
.MODEL DY D (IS=800.00E-18 Rs= 1m Cjo=10p)
.MODEL JX1 NJF (IS=1.0000E-12 BETA=6.3239E-3
+ VTO=-1)
.MODEL JX2 NJF (IS=1.0000E-12 BETA=6.3239E-3
+ VTO=-1)
.ENDS
```

```
.subckt TLV_246Y 1 2 3 4 5 6
c1 11 12 2.4603E-12
c2 72 7 10.000E-12
css 10 99 443.21E-15
dc 70 53 dy
de 54 70 dy
dip 90 91 dx
din 92 90 dx
dp 4 3 dx
egnd 99 0 poly(2) (3,0) (4,0) 0 .5 .5
fb 7 99 poly(5) vb vc ve vlp vln 0
21.600E6 - 1E3 1E3 22E6 - 22E6
ga 72 0 11 12 345.26E- 6
gcm 0 72 10 99 15.422E- 9
iss 74 4 dc 18.850E- 6
hlim 90 0 vlum 1K
j1 11 2 10 jx1
j2 12 1 10 jx2
r2 72 9 100.00E3
rd1 3 11 2.8964E3
rd2 3 12 2.8964E3
ro1 8 7 5.6000
ro2 7 99 6.2000
```

```
rp 3 71 8.9127
rss 10 99 10.610E6
rs1 6 4 1G
rs2 6 4 1G
rs3 6 4 1G
rs4 6 4 1G
s1 71 4 6 4 s1x
s2 70 5 6 4 s1x
s3 10 74 6 4 s1x
s4 74 4 6 4 s2x
vb 9 0 dc 0
vc 3 53 dc .7836
ve 54 4 dc .7436
vlum 7 8 dc 0
vlp 91 0 dc 117
vln 0 92 dc 117
.model dx D(Is=800.00E-18)
.model dy D(Is=800.00E-18 Rs=1m Cjo=10p)
.model jx1 NJF(Is=1.0000E-12 Beta=6.3239E-3 Vto=-1)
.model jx2 NJF(Is=1.0000E-12 Beta=6.3239E-3 Vto=-1)
.model s1x VSWITCH(Roff=1E8 Ron=1.0 Voff=2.5 Von=0.0)
.model s2x VSWITCH(Roff=1E8 Ron=1.0 Voff=0 Von=2.5)
.ends
```

Figure 54. Boyle Macromodel and Subcircuit

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
TLV2460AQDRG4Q1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2460AQDRQ1	ACTIVE	SOIC	D	8		TBD	Call TI	Call TI	
TLV2460AQPWRG4Q1	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2460AQPWRQ1	ACTIVE	TSSOP	PW	8		TBD	Call TI	Call TI	
TLV2460QDRG4Q1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2460QDRQ1	ACTIVE	SOIC	D	8		TBD	Call TI	Call TI	
TLV2460QPWRG4Q1	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2460QPWRQ1	ACTIVE	TSSOP	PW	8		TBD	Call TI	Call TI	
TLV2461AQDRG4Q1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2461AQDRQ1	ACTIVE	SOIC	D	8		TBD	Call TI	Call TI	
TLV2461AQPWRG4Q1	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2461AQPWRQ1	ACTIVE	TSSOP	PW	8		TBD	Call TI	Call TI	
TLV2461QDRG4Q1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2461QDRQ1	ACTIVE	SOIC	D	8		TBD	Call TI	Call TI	
TLV2461QPWRG4Q1	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2461QPWRQ1	ACTIVE	TSSOP	PW	8		TBD	Call TI	Call TI	
TLV2462AQDRG4Q1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2462AQDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2462AQPWRG4Q1	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2462AQPWRQ1	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
TLV2462QDGKRQ1	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TLV2462QDRG4Q1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2462QDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2462QPWRG4Q1	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2462QPWRQ1	ACTIVE	TSSOP	PW	8		TBD	Call TI	Call TI	
TLV2463AQDRG4Q1	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2463AQDRQ1	ACTIVE	SOIC	D	14		TBD	Call TI	Call TI	
TLV2463AQPWRG4Q1	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2463AQPWRQ1	ACTIVE	TSSOP	PW	14		TBD	Call TI	Call TI	
TLV2463QDRG4Q1	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2463QDRQ1	ACTIVE	SOIC	D	14		TBD	Call TI	Call TI	
TLV2463QPWRG4Q1	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2463QPWRQ1	ACTIVE	TSSOP	PW	14		TBD	Call TI	Call TI	
TLV2464AQPWRG4Q1	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
TLV2464AQPWRQ1	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV2460-Q1, TLV2460A-Q1, TLV2461-Q1, TLV2461A-Q1, TLV2462-Q1, TLV2462A-Q1, TLV2463-Q1, TLV2463A-Q1, TLV2464A-Q1 :

- Catalog: [TLV2460](#), [TLV2460A](#), [TLV2461](#), [TLV2461A](#), [TLV2462](#), [TLV2462A](#), [TLV2463](#), [TLV2463A](#), [TLV2464A](#)
- Enhanced Product: [TLV2462A-EP](#), [TLV2464A-EP](#)
- Military: [TLV2460M](#), [TLV2460AM](#), [TLV2461M](#), [TLV2461AM](#), [TLV2462M](#), [TLV2462AM](#), [TLV2463M](#), [TLV2463AM](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Enhanced Product - Supports Defense, Aerospace and Medical Applications
- Military - QML certified for Military and Defense Applications

TAPE AND REEL INFORMATION
REEL DIMENSIONS

TAPE DIMENSIONS


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2462QDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2462QDGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2462QDGKRQ1	VSSOP	DGK	8	2500	364.0	364.0	27.0
TLV2462QDGKRQ1	VSSOP	DGK	8	2500	358.0	335.0	35.0

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- D. Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE




4040047-5/M 06/11

NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.

PW (R-PDSO-G14)


PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
 - E. Falls within JEDEC MO-153

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

D (R-PDSO-G8)


PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - $\triangle C$ Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 - $\triangle D$ Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 - E. Reference JEDEC MS-012 variation AA.

D (R-PDSO-G8)


PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R-PDSO-G8)

PLASTIC SMALL OUTLINE



4040064-2/G 02/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
 - E. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Mobile Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community e2e.ti.com