

# White LED Driver With Digital and PWM Brightness Control in 2mm x 2mm QFN Package

Check for Samples: TPS61160, TPS61161

# **FEATURES**

- 2.7V to 18V Input Voltage Range
- 26V Open LED Protection (TPS61160) 38V Open LED Protection (TPS61161)
- 200mV Reference Voltage With ±2% Accuracy
- Flexible Digital and PWM Brightness Control
- **Built-in Soft Start**
- Up to 90% Efficiency
- 2mm × 2mm × 0.8mm 6-pin QFN Package With Thermal Pad

#### **APPLICATIONS**

- **Cellular Phones**
- **Portable Media Players**
- **Ultra Mobile Devices**
- **GPS Receivers**
- White LED Backlighting for Media Form Factor **Display**

#### DESCRIPTION

With a 40-V rated integrated switch FET, the TPS61160/1 is a boost converter that drives LEDs in series. The boost converter runs at 600kHz fixed switching frequency to reduce output ripple, improve conversion efficiency, and allows for the use of small external components.

The default white LED current is set with the external sensor resistor Rset, and the feedback voltage is regulated to 200mV, as shown in the typical application. During the operation, the LED current can be controlled using the 1-wire digital interface Easyscale™ protocol) through the CTRL pin. Alternatively, a pulse width modulation (PWM) signal can be applied to the CTRL pin through which the duty cycle determines the feedback reference voltage. In either digital or PWM mode, the TPS61160/1 does not burst the LED current; therefore, it does not generate audible noises on the output capacitor. For maximum protection, the device features integrated open LED protection that disables the TPS61160/1 to prevent the output voltage from exceeding the IC's absolute maximum voltage ratings during open LED conditions.

The TPS61160/1 is available in a space-saving, 2mm x 2mm QFN package with thermal pad.




Figure 1. Typical Application of TPS61161

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Easyscale is a trademark of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### ORDERING INFORMATION<sup>(1)</sup>

T <sub>A</sub>	OPEN LED PROTECTION	PACKAGE <sup>(2)</sup>	PACKAGE MARKING
40°C to 05°C	26V (typical)	TPS61160DRV	BZQ
–40°C to 85°C	38V (typical)	TPS61161DRV	BZR

1) For the most current package and ordering information, see the TI Web site at www.ti.com.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) (1)

		VALUE	UNIT
	Supply Voltages on VIN (2)	-0.3 to 20	V
.,	Voltages on CTRL (2)	-0.3 to 20	V
VI	Voltage on FB and COMP <sup>(2)</sup>	-0.3 to 3	V
	Voltage on SW <sup>(2)</sup>	-0.3 to 40	V
$P_{D}$	Continuous Power Dissipation	See Dissipation Rating Table	
TJ	Operating Junction Temperature Range	-40 to 150	°C
T <sub>STG</sub>	Storage Temperature Range	-65 to 150	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

#### **DISSIPATION RATINGS**

BOARD PACKAGE	R <sub>eJC</sub>	R <sub>0JA</sub>	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> < 25°C	T <sub>A</sub> = 70°C	T <sub>A</sub> = 85°C
Low-K <sup>(1)</sup> DRV	20°C/W	140°C/W	7.1 mW/°C	715 mW	395 mW	285 mW
High-K (2)DRV	20°C/W	65°C/W	15.4 mW/°C	1540 mW	845 mW	615 mW

(1) The JEDEC low-K (1s) board used to derive this data was a 3inx3in, two-layer board with 2-ounce copper traces on top of the board.

# RECOMMENDED OPERATING CONDITIONS

		MIN	TYP	MAX	UNIT
VI	Input voltage range, VIN	2.7		18	V
Vo	Output voltage range	VIN		38	V
L	Inductor <sup>(1)</sup>	10		22	μΗ
f <sub>dim</sub>	PWM dimming frequency	5		100	kHz
Dut	PWM duty cycle resolution at 10kHz	0.5%			
Duty	PWM duty cycle resolution at 30kHz	1.5%			
C <sub>IN</sub>	Input capacitor	1			μF
Co	Output capacitor <sup>(1)</sup>	0.47		10	μF
T <sub>A</sub>	Operating ambient temperature	-40		85	°C
TJ	Operating junction temperature	-40		125	°C

<sup>(1)</sup> These values are recommended values that have been successfully tested in several applications. Other values may be acceptable in other applications but should be fully tested by the user.

Submit Documentation Feedback

Copyright © 2007–2012, Texas Instruments Incorporated

<sup>(2)</sup> The DRV package is available in tape and reel. Add R suffix (TPS61160DRVR) to order quantities of 3000 parts per reel or add T suffix (TPS61160DRVT) to order 250 parts per reel.

<sup>(2)</sup> The JEDEC high-K (2s2p) board used to derive this data was a 3inx3in, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board.



# **ELECTRICAL CHARACTERISTICS**

VIN = 3.6 V, CTRL = VIN,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ , typical values are at  $T_A = 25^{\circ}C$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CU	IRRENT					
VI	Input voltage range, VIN		2.7		18	V
IQ	Operating quiescent current into VIN	Device PWM switching no load			1.8	mA
I <sub>SD</sub>	Shutdown current	CRTL=GND, VIN = 4.2 V			1	μΑ
UVLO	Undervoltage lockout threshold	VIN falling		2.2	2.5	V
V <sub>hys</sub>	Undervoltage lockout hysterisis			70		mV
ENABLE AN	ID REFERENCE CONTROL				•	
V <sub>(CTRLh)</sub>	CTRL logic high voltage	VIN = 2.7 V to 18 V	1.2			V
V <sub>(CTRLI)</sub>	CTRL logic low voltage	VIN = 2.7 V to 18 V			0.4	V
R <sub>(CTRL)</sub>	CTRL pull down resistor		400	800	1600	kΩ
t <sub>off</sub>	CTRL pulse width to shutdown	CTRL high to low	2.5			ms
t <sub>es_det</sub>	Easy Scale detection time <sup>(1)</sup>	CTRL pin low	260			μs
t <sub>es_delay</sub>	EasyScale detection delay		100			μs
t <sub>es_win</sub>	EasyScale detection window time	Measured from CTRL high	1			ms
VOLTAGE A	AND CURRENT CONTROL					
$V_{REF}$	Voltage feedback regulation voltage		196	200	204	mV
\ /	Voltage feedback regulation voltage under	V <sub>FB</sub> = 50 mV	47	50	53	
$V_{(REF\_PWM)}$	brightness control	V <sub>FB</sub> = 20 mV	17	20	23	mV
I <sub>FB</sub>	Voltage feedback input bias current	V <sub>FB</sub> = 200 mV			2	μA
f <sub>S</sub>	Oscillator frequency		500	600	700	kHz
D <sub>max</sub>	Maximum duty cycle	V <sub>FB</sub> = 100 mV, measured on the drive signal of the switching FET	93%	95%		
t <sub>min_on</sub>	Minimum on pulse width			40		ns
I <sub>sink</sub>	Comp pin sink current			100		μΑ
I <sub>source</sub>	Comp pin source current			100		μA
G <sub>ea</sub>	Error amplifier transconductance		240	320	400	μmho
R <sub>ea</sub>	Error amplifier output resistance			6		ΜΩ
f <sub>ea</sub>	Error amplifier crossover frequency	5 pF connected to COMP		500		kHz
POWER SW	ITCH				,	
_	N. I. IMOGET	VIN = 3.6 V		0.3	0.6	
R <sub>DS(on)</sub>	N-channel MOSFET on-resistance	VIN = 3.0 V			0.7	
I <sub>LN_NFET</sub>	N-channel leakage current	V <sub>SW</sub> = 35 V, T <sub>A</sub> = 25°C			1	μA
OC and OLF	•	<del>-</del>				
I <sub>LIM</sub>	N-Channel MOSFET current limit	D = D <sub>max</sub>	0.56	0.7	0.84	Α
I <sub>LIM_Start</sub>	Start up current limit	D = D <sub>max</sub>		0.4		Α
t <sub>Half_LIM</sub>	Time step for half current limit			5		ms
V <sub>ovp</sub>	Open LED protection threshold	Measured on the SW pin, TPS61160 TPS61161	25 37	26 38	27 39	٧
$V_{(FB\_OVP)}$	Open LED protection threshold on FB	Measured on the FB pin, percentage of Vref, Vref = 200 mV and 20 mV		50%		
t <sub>REF</sub>	V <sub>REF</sub> filter time constant		-	180		μs
t <sub>step</sub>	V <sub>REF</sub> ramp up time			213		μs

<sup>(1)</sup> To select EasyScale mode, the CTRL pin has to be low for more than  $t_{\text{es\_det}}$  during  $t_{\text{es\_win}}$ 




# **ELECTRICAL CHARACTERISTICS (continued)**

VIN = 3.6 V, CTRL = VIN,  $T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ , typical values are at  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
EasyScale	TIMING				
t <sub>start</sub>	Start time of program stream		2		μs
t <sub>EOS</sub>	End time of program stream		2	360	μs
t <sub>H_LB</sub>	High time low bit	Logic 0	2	180	μs
t <sub>L_LB</sub>	Low time low bit	Logic 0	2 × t <sub>H_LB</sub>	360	μs
t <sub>H_HB</sub>	High time high bit	Logic 1	2 × t <sub>L_HB</sub>	360	μs
t <sub>L_HB</sub>	Low time high bit	Logic 1	2	180	μs
V <sub>ACKNL</sub>	Acknowledge output voltage low	Open drain, R <sub>pullup</sub> =15 kΩ to VIN		0.4	. V
t <sub>valACKN</sub>	Acknowledge valid time	See (2)		2	μs
t <sub>ACKN</sub>	Duration of acknowledge condition	See (2)		512	μs
THERMAL	SHUTDOWN				
T <sub>shutdown</sub>	Thermal shutdown threshold			160	°C
T <sub>hysteresis</sub>	Thermal shutdown threshold hysteresis			15	°C

(2) Acknowledge condition active 0, this condition will only be applied in case the RFA bit is set. Open drain output, line needs to be pulled high by the host with resistor load.

# **DEVICE INFORMATION**



6-PIN 2mm x 2mm x 0.8mm QFN

#### **TERMINAL FUNCTIONS**


TERMINAL		1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
VIN	6	Ι	The input supply pin for the IC. Connect VIN to a supply voltage between 2.7V and 18V.
sw	4	I	This is the switching node of the IC. Connect the inductor between the VIN and SW pin. This pin is also used to sense the output voltage for open LED protection
GND	3	0	Ground
FB	1	Ι	Feedback pin for current. Connect the sense resistor from FB to GND.
COMP	2	0	Output of the transconductance error amplifier. Connect an external capacitor to this pin to compensate the converter.
CTRL	5	I	Control pin of the boost converter. It is a multi-functional pin which can be used for enable control, PWM and digital dimming.
Thermal Pad			The thermal pad should be soldered to the analog ground plane. If possible, use thermal via to connect to ground plane for ideal power dissipation.

Submit Documentation Feedback

Copyright © 2007–2012, Texas Instruments Incorporated



# **FUNCTIONAL BLOCK DIAGRAM**



**TYPICAL CHARACTERISTICS** 

#### **TABLE OF GRAPHS**

		FIGURE
Efficiency TPS61160/1	VIN = 3.6 V; 4, 6, 8, 10 LEDs; L = 22 μH	Figure 2
Efficiency TPS61160		Figure 3
Efficiency TPS61161		Figure 4
Current limit	T <sub>A</sub> = 25°C	Figure 5
Current limit		Figure 6
Easyscale step		Figure 7
PWM dimming linearity	VIN = 3.6 V; PWM Freq = 10 kHz and 40 kHz	Figure 7
Output ripple at PWM dimming	8 LEDs; VIN = 3.6 V; I <sub>LOAD</sub> = 20 mA; PWM Freq = 10 kHz	Figure 9
Switching waveform	8 LEDs; VIN = 3.6 V; I <sub>LOAD</sub> = 20 mA; L = 22 μH	Figure 10
Start-up	8 LEDs; VIN = 3.6 V; I <sub>LOAD</sub> = 20 mA; L =22 μH	Figure 11
Open LED protection	8 LEDs; VIN = 3.6 V; I <sub>LOAD</sub> = 20 mA; L = 22 μH	Figure 12






Figure 2.







Figure 3.



SWITCH CURRENT LIMIT vs TEMPERATURE



**SWITCH CURRENT LIMIT** 



**FB VOLTAGE vs EASY SCALE STEP** 





Figure 7.





# OUTPUT RIPPLE at PWM DIMMING





Figure 9.









Figure 10.

Figure 11.





#### **DETAILED DESCRIPTION**

#### **OPERATION**

The TPS61160/1 is a high efficiency, high output voltage boost converter in a small package size. The device is ideal for driving white LED in series. The serial LED connection provides even illumination by sourcing the same output current through all LEDs, eliminating the need for expensive factory calibration. The device integrates 40V/0.7A switch FET and operates in pulse width modulation (PWM) with 600kHz fixed switching frequency. For operation see the block diagram. The duty cycle of the converter is set by the error amplifier output and the current signal applied to the PWM control comparator. The control architecture is based on traditional current-mode control; therefore, a slope compensation is added to the current signal to allow stable operation for duty cycles larger than 50%. The feedback loop regulates the FB pin to a low reference voltage (200mV typical), reducing the power dissipation in the current sense resistor.

#### **SOFT START-UP**

Soft-start circuitry is integrated into the IC to avoid a high inrush current during start-up. After the device is enabled, the voltage at FB pin ramps up to the reference voltage in 32 steps with each step taking 213µs. This ensures that the output voltage rises slowly to reduce the input current. Additionally, for the first 5msec after the COMP voltage ramps, the current limit of the switch is set to half of the normal current limit spec. During this period, the input current is kept below 400mA (typical). See the start-up waveform of a typical example, Figure 11.

#### **OPEN LED PROTECTION**

Open LED protection circuitry prevents IC damage as the result of white LED disconnection. The TPS61160/1 monitors the voltage at the SW pin and FB pin during each switching cycle. The circuitry turns off the switch FET and shuts down the IC when both of the following conditions persist for 8 switching clock cycles: (1) the SW voltage exceeds the  $V_{OVP}$  threshold and (2) the FB voltage is less than half of regulation voltage. As a result, the output voltage falls to the level of the input supply. The device remains in shutdown mode until it is enabled by toggling the CTRL pin logic. To allow the use of inexpensive low-voltage output capacitor, the TPS61160/1 has different open lamp protection thresholds. The threshold is set at 26V for the TPS61160 and 38V for the TPS61161. Select the appropriate device so that the product of the number of external LEDs and each LED's maximum forward voltage plus the 200mV reference voltage does not exceed the minimum OVP threshold or  $(n_{LEDS} \times V_{LED(MAX)}) + 200 \text{ mV} \leq V_{OVP(MIN)}$ .

# **SHUTDOWN**

The TPS61160/1 enters shutdown mode when the CTRL voltage is logic low for more than 2.5ms. During shutdown, the input supply current for the device is less than  $1\mu$ A (max). Although the internal FET does not switch in shutdown, there is still a DC current path between the input and the LEDs through the inductor and Schottky diode. The minimum forward voltage of the LED array must exceed the maximum input voltage to ensure that the LEDs remain off in shutdown. However, in the typical application with two or more LEDs, the forward voltage is large enough to reverse bias the Schottky and keep leakage current low.

# **CURRENT PROGRAM**

The FB voltage is regulated by a low 0.2V reference voltage. The LED current is programmed externally using a current-sense resistor in series with the LED string. The value of the R<sub>SET</sub> is calculated using Equation 1:

$$I_{LED} = \frac{V_{FB}}{R_{SET}} \tag{1}$$

Where

 $I_{LED}$  = output current of LEDs  $V_{FB}$  = regulated voltage of FB

 $R_{SFT}$  = current sense resistor

The output current tolerance depends on the FB accuracy and the current sensor resistor accuracy.

Submit Documentation Feedback



#### LED BRIGHTNESS DIMMING MODE SELECTION

The CTRL pin is used for the control input for both dimming modes, PWM dimming and 1 wire dimming. The dimming mode for the TPS61160/1 is selected each time the device is enabled. The default dimming mode is PWM dimming. To enter the 1 wire mode, the following digital pattern on the CTRL pin must be recognized by the IC every time the IC starts from the shutdown mode.

- 1. Pull CTRL pin high to enable the TPS61160/1, and to start the 1 wire detection window.
- 2. After the EasyScale detection delay ( $t_{es\_delay}$ , 100 $\mu$ s) expires, drive CTRL low for more than the EasyScale detection time ( $t_{es\_detect}$ , 260 $\mu$ s).
- 3. The CTRL pin has to be low for more than EasyScale detection time before the EasyScale detection window (t<sub>es\_win</sub>, 1msec) expires. EasyScale detection window starts from the first CTRL pin low to high transition.

The IC immediately enters the 1 wire mode once the above 3 conditions are met. the EasyScale communication can start before the detection window expires. Once the dimming mode is programmed, it can not be changed without another start up. This means the IC needs to be shutdown by pulling the CTRL low for 2.5ms and restarts. See the *Dimming Mode Detection and Soft Start* (Figure 13) for a graphical explanation.




Figure 13. Dimming Mode Detection and Soft Start PWM Brightness Dimming

# **PWM BRIGHTNESS DIMMING**

When the CTRL pin is constantly high, the FB voltage is regulated to 200mV typically. However, the CTRL pin allows a PWM signal to reduce this regulation voltage; therefore, it achieves LED brightness dimming. The relationship between the duty cycle and FB voltage is given by Equation 2.

$$V_{FB} = Duty \times 200 \text{ mV}$$
 (2)

Where

Duty = duty cycle of the PWM signal 200 mV = internal reference voltage

As shown in Figure 14, the IC chops up the internal 200mV reference voltage at the duty cycle of the PWM signal. The pulse signal is then filtered by an internal low pass filter. The output of the filter is connected to the error amplifier as the reference voltage for the FB pin regulation. Therefore, although a PWM signal is used for brightness dimming, only the WLED DC current is modulated, which is often referred as analog dimming. This eliminates the audible noise which often occurs when the LED current is pulsed in replica of the frequency and duty cycle of PWM control. Unlike other scheme which filters the PWM signal for analog dimming, TPS61160/1 regulation voltage is independent of the PWM logic voltage level which often has large variations.



For optimum performance, use the PWM dimming frequency in the range of 5kHz to 100kHz. The requirement of minimum dimming frequency comes from the EasyScale detection delay and detection time specification in the dimming mode selection. Since the CTRL pin is logic only pin, adding an external RC filter applied to the pin does not work.




Figure 14. Block Diagram of Programmable FB Voltage Using PWM Signal

To use lower PWM dimming, add an external RC network connected to the FB pin as shown in the additional typical application (Figure 19).

# **DIGITAL 1 WIRE BRIGHTNESS DIMMING**

The CTRL pin features a simple digital interface to allow digital brightness control. The digital dimming can save the processor power and battery life as it does not require a PWM signal all the time, and the processor can enter idle mode if available.

The TPS61160/1 adopts the EasyScale<sup>TM</sup> protocol for the digital dimming, which can program the FB voltage to any of the 32 steps with single command. The step increment increases with the voltage to produce pseudo logarithmic curve for the brightness step. See the Table 1 for the FB pin voltage steps. The default step is full scale when the device is first enabled ( $V_{FB} = 200 \text{ mV}$ ). The programmed reference voltage is stored in an internal register. A power reset clears the register value and reset it to default.

# EasyScale™: 1 WIRE DIGITAL DIMMING

EasyScale is a simple but flexible one pin interface to configure the FB voltage. The interface is based on a master-slave structure, where the master is typically a microcontroller or application processor. Figure 15 and Table 2 give an overview of the protocol. The protocol consists of a device specific address byte and a data byte. The device specific address byte is fixed to 72 hex. The data byte consists of five bits for information, two address bits, and the RFA bit. The RFA bit set to high indicates the *Request for Acknowledge* condition. The Acknowledge condition is only applied if the protocol was received correctly. The advantage of EasyScale compared with other on pin interfaces is that its bit detection is in a large extent independent from the bit transmission rate. It can automatically detect bit rates between 1.7kBit/sec and up to 160kBit/sec.



Table 1. Selectable FB Voltage

	FB voltage (mV)	D4	D3	D2	D1	D0
0	0	0	0	0	0	0
1	5	0	0	0	0	1
2	8	0	0	0	1	0
3	11	0	0	0	1	1
4	14	0	0	1	0	0
5	17	0	0	1	0	1
6	20	0	0	1	1	0
7	23	0	0	1	1	1
8	26	0	1	0	0	0
9	29	0	1	0	0	1
10	32	0	1	0	1	0
11	35	0	1	0	1	1
12	38	0	1	1	0	0
13	44	0	1	1	0	1
14	50	0	1	1	1	0
15	56	0	1	1	1	1
16	62	1	0	0	0	0
17	68	1	0	0	0	1
18	74	1	0	0	1	0
19	80	1	0	0	1	1
20	86	1	0	1	0	0
21	92	1	0	1	0	1
22	98	1	0	1	1	0
23	104	1	0	1	1	1
24	116	1	1	0	0	0
25	128	1	1	0	0	1
26	140	1	1	0	1	0
27	152	1	1	0	1	1
28	164	1	1	1	0	0
29	176	1	1	1	0	1
30	188	1	1	1	1	0
31	200	1	1	1	1	1

DATA IN





Figure 15. EasyScale™ Protocol Overview



# Table 2. EasyScale™ Bit Description

BYTE	BIT NUMBER	NAME	TRANSMISSION DIRECTION	DESCRIPTION
	7	DA7		0 MSB device address
	6	DA6		1
Device	5	DA5		1
Address	4	DA4		1
Byte	3	DA3	IN	0
72 hex	2	DA2		0
	1	DA1		1
	0	DA0		0 LSB device address
	7 (MSB)	RFA		Request for acknowledge. If high, acknowledge is applied by device
	6	A1		0 Address bit 1
	5	A0		0 Address bit 0
Data buta	4	D4	IN	Data bit 4
Data byte	3	D3	IIN	Data bit 3
	2	D2		Data bit 2
	1	D1		Data bit 1
	0 (LSB) D0			Data bit 0
		ACK	OUT	Acknowledge condition active 0, this condition will only be applied in case RFA bit is set. Open drain output, Line needs to be pulled high by the host with a pullup resistor. This feature can only be used if the master has an open drain output stage. In case of a push pull output stage Acknowledge condition may not be requested!

#### Easy Scale Timing, without acknowledge RFA = 0



# Easy Scale Timing, with acknowledge RFA = 1




Figure 16. EasyScale™— Bit Coding

Submit Documentation Feedback



All bits are transmitted MSB first and LSB last. Figure 16 shows the protocol without acknowledge request (Bit RFA = 0), Figure 16 with acknowledge (Bit RFA = 1) request. Prior to both bytes, device address byte and data byte, a start condition must be applied. For this, the CTRL pin must be pulled high for at least  $t_{start}$  (2 $\mu$ s) before the bit transmission starts with the falling edge. If the CTRL pin is already at high level, no start condition is needed prior to the device address byte. The transmission of each byte is closed with an End of Stream condition for at least  $t_{EOS}$  (2 $\mu$ s).

The bit detection is based on a Logic Detection scheme, where the criterion is the relation between  $t_{LOW}$  and  $t_{HIGH}$ . It can be simplified to:

High Bit:  $t_{HIGH} > t_{LOW}$ , but with  $t_{HIGH}$  at least 2x  $t_{LOW}$ , see Figure 16. Low Bit:  $t_{HIGH} < t_{LOW}$ , but with  $t_{LOW}$  at least 2x  $t_{HIGH}$ , see Figure 16.

The bit detection starts with a falling edge on the CTRL pin and ends with the next falling edge. Depending on the relation between  $t_{HIGH}$  and  $t_{LOW}$ , the logic 0 or 1 is detected.

The acknowledge condition is only applied if:

- · Acknowledge is requested by a set RFA bit.
- The transmitted device address matches with the device address of the device.
- 16 bits is received correctly.

If the device turns on the internal ACKN-MOSFET and pulls the CTRL pin low for the time  $t_{ACKN}$ , which is 512 $\mu$ s maximum then the Acknowledge condition is valid after an internal delay time  $t_{valACK}$ . This means that the internal ACKN-MOSFET is turned on after  $t_{valACK}$ , when the last falling edge of the protocol was detected. The master controller keeps the line low in this period. The master device can detect the acknowledge condition with its input by releasing the CTRL pin after  $t_{valACK}$  and read back a logic 0. The CTRL pin can be used again after the acknowledge condition ends.

Note that the acknowledge condition may only be requested in case the master device has an open drain output. For a push-pull output stage, the use a series resistor in the CRTL line to limit the current to 500µA is recommended to for such cases as:

- an accidentally requested acknowledge, or
- · to protect the internal ACKN-MOSFET.

# **UNDERVOLTAGE LOCKOUT**

An undervoltage lockout prevents operation of the device at input voltages below typical 2.2V. When the input voltage is below the undervoltage threshold, the device is shutdown and the internal switch FET is turned off. If the input voltage rises by undervoltage lockout hysteresis, the IC restarts.

# THERMAL SHUTDOWN

An internal thermal shutdown turns off the device when the typical junction temperature of 160°C is exceeded. The device is released from shutdown automatically when the junction temperature decreases by 15°C.



#### **APPLICATION INFORMATION**

#### **MAXIMUM OUTPUT CURRENT**

The overcurrent limit in a boost converter limits the maximum input current and thus maximum input power for a given input voltage. Maximum output power is less than maximum input power due to power conversion losses. Therefore, the current limit setting, input voltage, output voltage and efficiency can all change maximum current output. The current limit clamps the peak inductor current; therefore, the ripple has to be subtracted to derive maximum DC current. The ripple current is a function of switching frequency, inductor value and duty cycle. The following equations take into account of all the above factors for maximum output current calculation.

$$I_{P} = \frac{1}{\left[L \times F_{s} \times \left(\frac{1}{V_{out} + V_{f} - V_{in}} + \frac{1}{V_{in}}\right)\right]}$$
(3)

Where:

I<sub>p</sub> = inductor peak to peak ripple

L = inductor value

V<sub>f</sub> = Schottky diode forward voltage

Fs = switching frequency

V<sub>out</sub> = output voltage of the boost converter. It is equal to the sum of VFB and the voltage drop across LEDs.

$$I_{out\_max} = \frac{Vin \times (I_{lim} - I_{P}/2) \times \eta}{Vout}$$
(4)

Where:

I<sub>out max</sub> = maximum output current of the boost converter

 $I_{lim}$  = over current limit

n = efficiency

For instance, when VIN is 3.0V, 8 LEDs output equivalent to VOUT of 26V, the inductor is  $22\mu H$ , the Schottky forward voltage is 0.2V; and then the maximum output current is 65mA in typical condition. When VIN is 5V, 10 LEDs output equivalent to VOUT of 32V, the inductor is  $22\mu H$ , the Schottky forward voltage is 0.2V; and then the maximum output current is 85mA in typical condition.

#### INDUCTOR SELECTION

The selection of the inductor affects steady state operation as well as transient behavior and loop stability. These factors make it the most important component in power regulator design. There are three important inductor specifications, inductor value, DC resistance and saturation current. Considering inductor value alone is not enough.

The inductor value determines the inductor ripple current. Choose an inductor that can handle the necessary peak current without saturating, according to half of the peak-to-peak ripple current given by Equation 3, pause the inductor DC current given by:

$$I_{\text{in\_DC}} = \frac{\text{Vout} \times \text{Iout}}{\text{Vin} \times \eta}$$
 (5)

Inductor values can have  $\pm 20\%$  tolerance with no current bias. When the inductor current approaches saturation level, its inductance can decrease 20% to 35% from the 0A value depending on how the inductor vendor defines saturation current. Using an inductor with a smaller inductance value forces discontinuous PWM when the inductor current ramps down to zero before the end of each switching cycle. This reduces the boost converter's maximum output current, causes large input voltage ripple and reduces efficiency. Large inductance value provides much more output current and higher conversion efficiency. For these reasons, a  $10\mu$ H to  $22\mu$ H inductor value range is recommended. A  $22\mu$ H inductor optimized the efficiency for most application while maintaining low inductor peak to peak ripple. Table 3 lists the recommended inductor for the TPS61160/1. When recommending inductor value, the factory has considered -40% and +20% tolerance from its nominal value.



TPS61160/1 has built-in slope compensation to avoid sub-harmonic oscillation associated with current mode control. If the inductor value is lower than  $10\mu H$ , the slope compensation may not be adequate, and the loop can be unstable. Therefore, customers need to verify the inductor in their application if it is different from the recommended values.

Table 3. Recommended Inductors for TPS61160/1

PART NUMBER	L (μΗ)	DCR MAX (Ω)	SATURATION CURRENT (mA)	SIZE (L × W × H mm)	VENDOR
LQH3NPN100NM0	10	0.3	750	3×3×1.5	Murata
VLCF5020T-220MR75-1	22	0.4	750	5×5×2.0	TDK
CDH3809/SLD	10	0.3	570	4×4×1.0	Sumida
A997AS-220M	22	0.4	510	4×4×1.8	TOKO

#### SCHOTTKY DIODE SELECTION

The high switching frequency of the TPS61160/1 demands a high-speed rectification for optimum efficiency. Ensure that the diode average and peak current rating exceeds the average output current and peak inductor current. In addition, the diode's reverse breakdown voltage must exceed the open LED protection voltage. The ONSemi MBR0540 and the ZETEX ZHCS400 are recommended for TPS61160/1.

#### COMPENSATION CAPACITOR SELECTION

The compensation capacitor C3 (see the FUNCTIONAL BLOCK DIAGRAM), connected from COMP pin to GND, is used to stabilize the feedback loop of the TPS61160/1. A 220nF ceramic capacitor for C3 is suitable for most applications.

# INPUT AND OUTPUT CAPACITOR SELECTION

The output capacitor is mainly selected to meet the requirements for the output ripple and loop stability. This ripple voltage is related to the capacitor's capacitance and its equivalent series resistance (ESR). Assuming a capacitor with zero ESR, the minimum capacitance needed for a given ripple can be calculated by

$$C_{out} = \frac{\left(V_{out} - V_{in}\right)I_{out}}{V_{out} \times Fs \times V_{ripple}}$$
(6)

where,  $V_{ripple}$  = peak-to-peak output ripple. The additional output ripple component caused by ESR is calculated using:

$$V_{ripple\_ESR} = I_{out} \times R_{ESR}$$
 (7)

Due to its low ESR, Vripple\_ESR can be neglected for ceramic capacitors, but must be considered if tantalum or electrolytic capacitors are used.

Care must be taken when evaluating a ceramic capacitor's derating under dc bias, aging and AC signal. For example, larger form factor capacitors (in 1206 size) have a resonant frequencies in the range of the switching frequency. So the effective capacitance is significantly lower. The DC bias can also significantly reduce capacitance. Ceramic capacitors can loss as much as 50% of its capacitance at its rated voltage. Therefore, leave the margin on the voltage rating to ensure adequate capacitance at the required output voltage.

The capacitor in the range of  $1\mu F$  to  $4.7\mu F$  is recommended for input side. The output requires a capacitor in the range of  $0.47\mu F$  to  $10\mu F$ . The output capacitor affects the loop stability of the boost regulator. If the output capacitor is below the range, the boost regulator can potentially become unstable. For example, if use the output capacitor of  $0.1\mu F$ , a 470nF compensation capacitor has to be used for the loop stable.

The popular vendors for high value ceramic capacitors are:

TDK (http://www.component.tdk.com/components.php)

Murata (http://www.murata.com/cap/index.html)



#### LAYOUT CONSIDERATIONS

As for all switching power supplies, especially those high frequency and high current ones, layout is an important design step. If layout is not carefully done, the regulator could suffer from instability as well as noise problems. To reduce switching losses, the SW pin rise and fall times are made as short as possible. To prevent radiation of high frequency resonance problems, proper layout of the high frequency switching path is essential. Minimize the length and area of all traces connected to the SW pin and always use a ground plane under the switching regulator to minimize inter-plane coupling. The loop including the PWM switch, Schottky diode, and output capacitor, contains high current rising and falling in nanosecond and should be kept as short as possible. The input capacitor needs not only to be close to the VIN pin, but also to the GND pin in order to reduce the IC supply ripple. Figure 17 shows a sample layout.




Figure 17. Sample Layout

## THERMAL CONSIDERATIONS

The maximum IC junction temperature should be restricted to 125°C under normal operating conditions. This restriction limits the power dissipation of the TPS61160/1. Calculate the maximum allowable dissipation,  $P_{D(max)}$ , and keep the actual dissipation less than or equal to  $P_{D(max)}$ . The maximum-power-dissipation limit is determined using Equation 8:

$$P_{D(max)} = \frac{125^{\circ}C - T_{A}}{R_{\theta JA}}$$
(8)

where,  $T_A$  is the maximum ambient temperature for the application.  $R_{\theta JA}$  is the thermal resistance junction-to-ambient given in Power Dissipation Table.

The TPS61160/1 comes in a thermally enhanced QFN package. This package includes a thermal pad that improves the thermal capabilities of the package. The  $R_{\theta JA}$  of the QFN package greatly depends on the PCB layout and thermal pad connection. The thermal pad must be soldered to the analog ground on the PCB. Using thermal vias underneath the thermal pad as illustrated in the layout example. Also see the *QFN/SON PCB Attachment* application report (SLUA271).



## ADDITIONAL TYPICAL APPLICATIONS




Figure 18. Li-Ion Driver for 6 White LEDs




Figure 19. Li-Ion Driver for 6 White LEDs With External PWM Dimming Network

For assistance in selecting the proper values for Rset, R1-R3,  $R_{FLTR}$ ,  $C_{FLTR}$  and D2 for the specific application, refer to SLVA471 and/or SLVC366.






Figure 20. Li-Ion Driver for 8 White LEDs



# **REVISION HISTORY**

changes from Original (November 2007) to Revision A					
Added the Duty cycle to the Recommended Operating Conditions Table	2				
Changes from Revision A (September 2008) to Revision B	Page				
Changed Features item From: 26V Open LED Protection for 6 LEDs (TPS611 (TPS61160)					
<ul> <li>Changed Features item From: 38V Open LED Protection for 10 LEDs (TPS61 (TPS61161)</li> </ul>	·				
Added 38V max to Figure 1	1				
<ul> <li>Changed the COMP and CTRL Description in the Terminal Function Table</li> </ul>	4				
Changed text to clarify the "Open LED Protection" description	8				
Changed Figure 14	10				
Changed the COMPENSATION CAPACITOR SELECTION section					
Changed Figure 19					
Changes from Revision B (July 2011) to Revision C	Page				
<ul> <li>Changed the Maximum duty cycle MIN value From: 90% To: 93% and the TYI</li> <li>Changed position of V<sub>I</sub> = 5 V and V<sub>I</sub> = 3.6 V in Figure 4</li> </ul>					





4-.lan-2012

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TPS61160DRVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS61160DRVRG4	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS61160DRVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS61160DRVTG4	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS61161DRVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS61161DRVRG4	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS61161DRVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS61161DRVTG4	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



# **PACKAGE OPTION ADDENDUM**

4-Jan-2012

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS61161:

Automotive: TPS61161-Q1

NOTE: Qualified Version Definitions:


Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# PACKAGE MATERIALS INFORMATION


www.ti.com 25-Aug-2012

# TAPE AND REEL INFORMATION

# **REEL DIMENSIONS**



# **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# TAPE AND REEL INFORMATION

\*All dimensions are nominal

Device	Package	Package	Pins	SPQ	Reel	Reel	A0	В0	K0	P1	w	Pin1
2000	Type	Drawing		1	Diameter	Width W1 (mm)	(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant
TPS61160DRVR	SON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS61160DRVR	SON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS61160DRVT	SON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS61160DRVT	SON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS61161DRVR	SON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS61161DRVR	SON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS61161DRVT	SON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS61161DRVT	SON	DRV	6	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

www.ti.com 25-Aug-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS61160DRVR	SON	DRV	6	3000	210.0	185.0	35.0
TPS61160DRVR	SON	DRV	6	3000	210.0	185.0	35.0
TPS61160DRVT	SON	DRV	6	250	210.0	185.0	35.0
TPS61160DRVT	SON	DRV	6	250	210.0	185.0	35.0
TPS61161DRVR	SON	DRV	6	3000	210.0	185.0	35.0
TPS61161DRVR	SON	DRV	6	3000	210.0	185.0	35.0
TPS61161DRVT	SON	DRV	6	250	210.0	185.0	35.0
TPS61161DRVT	SON	DRV	6	250	210.0	185.0	35.0

DRV (S-PWSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.



# DRV (S-PWSON-N6)


# PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: A. All linear dimensions are in millimeters



# DRV (S-PWSON-N6)

# PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

roducts		Applications
udia	ununu ti com/ou dio	Automotive on

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio www.ti.com/communications **Amplifiers** amplifier.ti.com Communications and Telecom **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity

www.ti-rfid.com

Pr