HALOGEN FREE




Vishay Siliconix

N-Channel 30-V (D-S) MOSFET

PRODUCT SUMMARY						
		I _D (A) ^a				
V _{DS} (V)	$R_{DS(on)}\left(\Omega\right)$	Silicon Limit	Package Limit	Q _g (Typ.)		
30	0.0072 at $V_{GS} = 10 \text{ V}$	90	50	12 nC		
30	0.0115 at $V_{GS} = 4.5 \text{ V}$	73	50	12 110		

Package Drawing

www.vishay.com/doc?73398




Ordering Information: SiE800DF-T1-E3 (Lead (Pb)-free) SiE800DF-T1-GE3 (Lead (Pb)-free and Halogen-free)

FEATURES

- Halogen-free According to IEC 61249-2-21 Definition
- Extremely Low Q_{gd} WFET Technology for Low Switching Losses
 TrenchFET® Power MOSFET
- Ultra Low Thermal Resistance Using Top-Exposed PolarPAK® Package for Double-Sided Cooling
- Leadframe-Based New Encapsulated Package
 - Die Not Exposed
 - Same Layout Regardless of Die Size
- Low Q_{qd}/Q_{qs} Ratio Helps Prevent Shoot-Through
- 100 % R_a and UIS Tested
- Compliant to RoHS directive 2002/95/EC

APPLICATIONS

- VRM
- DC/DC Conversion: High-Side
- Synchronous Rectification



N-Channel MOSFET For Related Documents

www.vishay.com/ppg?74414

ABSOLUTE MAXIMUM RATINGS T _A = 25 °C, unless otherwise noted					
Parameter		Symbol	Limit	Unit	
Drain-Source Voltage		V_{DS}	30	V	
Gate-Source Voltage		V_{GS}	± 20	V	
	T _C = 25 °C		90 (Silicon Limit)		
	10-20-0		50 ^a (Package Limit)		
Continuous Drain Current (T _J = 150 °C)	T _C = 70 °C	I _D	50 ^a		
	T _A = 25 °C		20.6 ^{b, c}		
	T _A = 70 °C		16.5 ^{b, c}	A	
Pulsed Drain Current		I _{DM}	60		
Continuous Source-Drain Diode Current	T _C = 25 °C		50 ^a		
	T _A = 25 °C	I _S	4.3 ^{b, c}		
Single Pulse Avalanche Current	l = 0.1 m⊔	I _{AS}	40		
Avalanche Energy L = 0.1 mH		E _{AS}	80	mJ	
	T _C = 25 °C		104		
Maximum Pauvar Dissination	T _C = 70 °C	P _D	66	w	
Maximum Power Dissipation	T _A = 25 °C		5.2 ^{b, c}	vv	
	T _A = 70 °C		3.3 ^{b, c}		
Operating Junction and Storage Temperature Range		T _J , T _{stg} - 55 to 150		°C	
Soldering Recommendations (Peak Tempera	ature) ^{d, e}		260		

- a. Package limited is 50 A.
- b. Surface Mounted on 1" x 1" FR4 board.
- d. See Solder Profile (www.vishay.com/doc?73257). The PolarPAK is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.

SiE800DF

Vishay Siliconix



THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient ^{a, b} t ≤		R _{thJA}	20	24	
Maximum Junction-to-Case (Drain Top) ^a		R _{thJC} (Drain)	1	1.2	°C/W
Maximum Junction-to-Case (Source) ^{a, c}	Steady State	R _{thJC} (Source)	2.8	3.4	

Notes:

- a. Surface Mounted on 1" x 1" FR4 board.
- b. Maximum under Steady State conditions is 68 $^{\circ}\text{C/W}.$
- c. Measured at source pin (on the side of the package).

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static	-		I				
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	30			V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	J 050 A		34.5		mV/°C	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA		- 6.7			
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_{D} = 250 \mu A$	1.5	2.2	3.0	V	
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$ $V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 \text{ °C}$			1 10	μΑ	
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	25			Α	
Drain-Source On-State Resistance ^a	R _{DS(on)}	V _{GS} = 10 V, I _D = 11 A		0.006	0.0072	Ω	
		$V_{GS} = 4.5 \text{ V}, I_D = 9 \text{ A}$		0.0095	0.0115		
Forward Transconductance ^a	9 _{fs}	V _{DS} = 15 V, I _D = 11 A		50		S	
Dynamic ^b			<u>I</u>	<u> </u>			
Input Capacitance	C _{iss}			1600			
Output Capacitance	C _{oss}	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		750		pF	
Reverse Transfer Capacitance	C _{rss}			120			
Total Gate Charge	Qg	$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_{D} = 18.5 \text{ A}$		23	35		
				12	18	nC	
Gate-Source Charge	Q_{gs}	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 18.5 \text{ A}$		5.6			
Gate-Drain Charge	Q _{gd}			3			
Gate Resistance	R_{g}	f = 1 MHz		1.3	1.95	Ω	
Turn-On Delay Time	t _{d(on)}			20	30		
Rise Time	t _r	V_{DD} = 15 V, R_L = 1.5 Ω		15	25		
Turn-Off Delay Time		$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$		15	25		
Fall Time	t _f	-		8	15	no	
Turn-On Delay Time	t _{d(on)}			15	25	ns	
Rise Time	t _r	V_{DD} = 15 V, R_L = 1.5 Ω		15	25		
Turn-Off Delay Time	t _{d(off)}	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$		25	40		
Fall Time	t _f			10	15		
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C			50	Α	
Pulse Diode Forward Current ^a	I _{SM}				60	^	
Body Diode Voltage	V _{SD}	I _S = 10 A		0.8	1.2	V	
Body Diode Reverse Recovery Time	t _{rr}			45	70	ns	
Body Diode Reverse Recovery Charge	Q _{rr}	I _F = 10 A, dl/dt = 100 A/μs, T _J = 25 °C		41	65	nC	
Reverse Recovery Fall Time		$I_F = 10 \text{ A}, \text{ ul/ul} = 100 \text{ A/}\mu\text{s}, I_J = 25 ^{\circ}\text{C}$		21		p.0	
Reverse Recovery Rise Time	t _a			24		ns	

Notes

- a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %.
- b. Guaranteed by design, not subject to production testing.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.









TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted









On-Resistance vs. Drain Current and Gate Voltage






V_{GS} - Gate-to-Source Voltage (V)





V_{DS} - Drain-to-Source Voltage (V)


Capacitance




On-Resistance vs. Junction Temperature

Vishay Siliconix


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






Source-Drain Diode Forward Voltage








Threshold Voltage

Single Pulse Power, Junction-to-Ambient



 $\rm V_{DS}$ - Drain-to-Source Voltage (V) * $\rm V_{DS}$ > minimum $\rm V_{GS}$ at which $\rm R_{DS(on)}$ is specified


Safe Operating Area, Junction-to-Ambient






Vishay Siliconix

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






Power Derating, Junction-to-Case

^{*} The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.


Vishay Siliconix




TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient







Normalized Thermal Transient Impedance, Junction-to-Source

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?73199.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com