

High-Bandwidth, Low Voltage, Dual SPDT Analog Switches

DESCRIPTION

The DG2016/DG2026 are monolithic CMOS dual single-pole/double-throw (SPDT) analog switches. They are specifically designed for low-voltage, high bandwidth applications.

The DG2016/DG2026's on-resistance ($3\ \Omega$ at $2.7\ \text{V}$), matching and flatness are guaranteed over the entire analog voltage range. Wide dynamic performance is achieved with better than $-80\ \text{dB}$ for both cross-talk and off-isolation at $1\ \text{MHz}$.

Both SPDT's operate with independent control logic, conduct equally well in both directions and block signals up to the power supply level when off. Break-before-make is guaranteed.

With fast switching speeds, low on-resistance, high bandwidth, and low charge injection, the DG2016/DG2026 are ideally suited for audio and video switching with high linearity.

Built on Vishay Siliconix's low voltage CMOS technology, the DG2016/DG2026 contain an epitaxial layer which prevents latch-up

FEATURES

- **Halogen-free according to IEC 61249-2-21 Definition**
- Single Supply ($1.8\ \text{V}$ to $5.5\ \text{V}$)
- Low On-Resistance - R_{ON} : $2.4\ \Omega$
- Crosstalk and Off Isolation: $-81\ \text{dB}$ at $1\ \text{MHz}$
- MSOP-10 Package
- **Compliant to RoHS Directive 2002/95/EC**



RoHS
COMPLIANT
HALOGEN
FREE



BENEFITS

- Reduced Power Consumption
- High Accuracy
- Reduce Board Space
- Low-Voltage Logic Compatible
- High Bandwidth

APPLICATIONS

- Cellular Phones
- Speaker Headset Switching
- Audio and Video Signal Routing
- PCMCIA Cards
- Low-Voltage Data Acquisition
- ATE

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



TRUTH TABLE

Logic	NC1 and NC2	NO1 and NO2
0	ON	OFF
1	OFF	ON

ORDERING INFORMATION

Temp Range	Package	Part Number
$-40\ ^\circ\text{C}$ to $85\ ^\circ\text{C}$	MSOP-10	DG2016DQ-T1-E3
		DG2026DQ-T1-E3

ABSOLUTE MAXIMUM RATINGS

Parameter	Limit	Unit
Reference V+ to GND	- 0.3 to + 6	V
IN, COM, NC, NO ^a	- 0.3 to (V+ + 0.3)	
Continuous Current (Any terminal)	± 50	mA
Peak Current (Pulsed at 1 ms, 10 % duty cycle)	± 200	
Storage Temperature (D Suffix)	- 65 to 150	°C
Power Dissipation (Packages) ^b	MSOP-10 ^c	mW

Notes:

a. Signals on NC, NO, or COM or IN exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings.

b. All leads welded or soldered to PC Board.

c. Derate 4 mW/°C above 70 °C.

SPECIFICATIONS (V+ = 3 V)

Parameter	Symbol	Test Conditions Otherwise Unless Specified V+ = 3 V, ± 10 %, VIN = 0.4 V or 2 V ^e	Temp. ^a	Limits - 40 °C to 85 °C			Unit
				Min. ^b	Typ. ^c	Max. ^b	
Analog Switch							
Analog Signal Range ^d	VNO, VNC VCOM		Full	0		V+	V
On-Resistance	RON	V+ = 2.7 V, VCOM = 0.2 V/1.5 V, INO, INC = 10 mA	Room Full		3	4.8 5.3	Ω
RON Flatness	RON Flatness	V+ = 2.7 V, VCOM = 0 to V+, INO, INC = 10 mA	Room			1.6	
Switch Off Leakage Current ^f	INO(off) INC(off)	V+ = 3.3 V VNO, VNC = 0.3 V/3 V, VCOM = 3 V/0.3 V	Room Full	- 1 - 10		1 10	nA
	ICOM(off)		Room Full	- 1 - 10		1 10	
Channel-On Leakage Current ^f	ICOM(on)	V+ = 3.3 V, VNO, VNC = VCOM = 0.3 V/3 V	Room Full	- 1 - 10		1 10	
Digital Control							
Input High Voltage ^d	VINH		Full	1.6			V
Input Low Voltage	VINL		Full			0.4	
Input Capacitance	Cin		Full		5		pF
Input Current	IINL or IINH	VIN = 0 V or V+	Full	1		1	μA
Dynamic Characteristics							
Turn-On Time	tON	VNO or VNC = 2 V, RL = 50 Ω, CL = 35 pF	Room Full		28	53 59	ns
Turn-Off Time	tOFF		Room Full		13	38 38	
Break-Before-Make Time	td		Full	1			
Charge Injection ^d	QINJ	CL = 1 nF, VGEN = 0 V, RGEN = 0 Ω	Room		38		pC
Off-Isolation ^d	OIRR	RL = 50 Ω, CL = 5 pF, f = 1 MHz	Room		- 78		dB
Crosstalk ^d	XTALK		Room		- 82		
NO, NC Off Capacitance ^d	CNO(off)	VIN = 0 V or V+, f = 1 MHz	Room		15		pF
	CNC(off)		Room		15		
Channel-On Capacitance ^d	CNO(on)		Room		49		
	CNC(on)		Room		45		
Power Supply							
Power Supply Current	I+	VIN = 0 V or V+	Full		0.01	1	μA




SPECIFICATIONS (V+ = 5 V)							
Parameter	Symbol	Test Conditions Otherwise Unless Specified V+ = 5 V, ± 10 %, V _{IN} = 0.8 V or 2.4 V ^e	Temp. ^a	Limits - 40 °C to 85 °C			Unit
				Min. ^b	Typ. ^c	Max. ^b	
Analog Switch							
Analog Signal Range ^d	V _{NO} , V _{NC} V _{COM}		Full	0		V+	V
On-Resistance	R _{ON}	V+ = 4.5 V, V _{COM} = 3 V, I _{NO} , I _{NC} = 10 mA	Room Full		2.4	4 4.3	Ω
R _{ON} Flatness	R _{ON} Flatness	V+ = 4.5 V, V _{COM} = 0 to V+, I _{NO} , I _{NC} = 10 mA	Room			1.2	
Switch Off Leakage Current	I _{NO(off)} I _{NC(off)}	V+ = 5.5 V V _{NO} , V _{NC} = 1 V/4.5 V, V _{COM} = 4.5 V/1 V	Room Full	- 1 - 10		1 10	nA
	I _{COM(off)}		Room Full	- 1 - 10		1 10	
Channel-On Leakage Current	I _{COM(on)}	V+ = 5.5 V, V _{NO} , V _{NC} = V _{COM} =1 V/4.5 V	Room Full	- 1 - 10		1 10	
Digital Control							
Input High Voltage ^d	V _{INH}		Full	2			V
Input Low Voltage	V _{INL}		Full			0.8	
Input Capacitance	C _{in}		Full		5		pF
Input Current	I _{INL} or I _{INH}	V _{IN} = 0 V or V+	Full	1		1	μA
Dynamic Characteristics							
Turn-On Time	t _{ON}	V _{NO} or V _{NC} = 3 V, R _L = 50 Ω, C _L = 35 pF	Room Full		23	48 52	ns
Turn-Off Time	t _{OFF}		Room Full		8	33 35	
Break-Before-Make Time	t _d		Full	1			
Charge Injection ^d	Q _{INJ}	C _L = 1 nF, V _{GEN} = 0 V, R _{GEN} = 0 Ω	Room		79		pC
Off-Isolation ^d	OIRR	R _L = 50 Ω, C _L = 5 pF, f = 1 MHz	Room		- 81		dB
Crosstalk ^d	X _{TALK}		Room		- 82		
Source-Off Capacitance ^d	C _{NO(off)}	V _{IN} = 0 V or V+, f = 1 MHz	Room		14		pF
	C _{NC(off)}		Room		14		
Channel-On Capacitance ^d	C _{NO(on)}		Room		48		
	C _{NC(on)}		Room		44		
Power Supply							
Power Supply Range	V+			1.8		5.5	V
Power Supply Current	I+	V _{IN} = 0 V or V+	Full		0.01	1	μA

Notes:


- Room = 25 °C, Full = as determined by the operating suffix.
- Typical values are for design aid only, not guaranteed nor subject to production testing.
- The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- Guarantee by design, nor subjected to production test.
- V_{IN} = input voltage to perform proper function.
- Guaranteed by 5 V leakage testing, not production tested.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




R_{ON} vs. V_{COM} and Supply Voltage




R_{ON} vs. Analog Voltage and Temperature




Supply Current vs. Temperature








Supply Current vs. Input Switching Frequency




Leakage Current vs. Temperature



Leakage vs. Analog Voltage

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)

Switching Time vs. Temperature

Insertion Loss, Off-Isolation Crosstalk vs. Frequency

Switching Threshold vs. Supply Voltage

Charge Injection vs. Analog Voltage
TEST CIRCUITS



$$V_{OUT} = V_{COM} \left(\frac{R_L}{R_L + R_{ON}} \right)$$



Logic "1" = Switch On
Logic input waveforms inverted for switches that have the opposite logic sense.

Figure 1. Switching Time

TEST CIRCUITS



C_L (includes fixture and stray capacitance)






Figure 2. Break-Before-Make Interval



IN depends on switch configuration: input polarity determined by sense of switch.

Figure 3. Charge Injection




Figure 4. Off-Isolation







Figure 5. Channel Off/On Capacitance

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?72030.



MSOP: 10-LEADS

JEDEC Part Number: MO-187, (Variation AA and BA)



NOTES:

- Die thickness allowable is 0.203 ± 0.0127 .
- Dimensioning and tolerances per ANSI.Y14.5M-1994.
- Dimensions "D" and "E₁" do not include mold flash or protrusions, and are measured at Datum plane $\square H$, mold flash or protrusions shall not exceed 0.15 mm per side.
- Dimension is the length of terminal for soldering to a substrate.
- Terminal positions are shown for reference only.
- Formed leads shall be planar with respect to one another within 0.10 mm at seating plane.
- The lead width dimension does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08 mm total in excess of the lead width dimension at maximum material condition. Dambar cannot be located on the lower radius or the lead foot. Minimum space between protrusions and an adjacent lead to be 0.14 mm. See detail "B" and Section "C-C".
- Section "C-C" to be determined at 0.10 mm to 0.25 mm from the lead tip.
- Controlling dimension: millimeters.
- This part is compliant with JEDEC registration MO-187, variation AA and BA.
- Datums $\square A$ and $\square B$ to be determined Datum plane $\square H$.
- Exposed pad area in bottom side is the same as the leadframe pad size.

N = 10L

Dim	MILLIMETERS			Note
	Min	Nom	Max	
A	-	-	1.10	
A ₁	0.05	0.10	0.15	
A ₂	0.75	0.85	0.95	
b	0.17	-	0.27	8
b ₁	0.17	0.20	0.23	8
c	0.13	-	0.23	
c ₁	0.13	0.15	0.18	
D	3.00 BSC			3
E	4.90 BSC			
E ₁	2.90	3.00	3.10	3
e	0.50 BSC			
e ₁	2.00 BSC			
L	0.40	0.55	0.70	4
N	10			5
α	0°	4°	6°	

ECN: T-02080—Rev. C, 15-Jul-02
DWG: 5867



Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.