

LP50xx 18-, 24-Channel, 12-Bit, PWM Ultralow-Quiescent-Current, I²C RGB LED Drivers

1 Features

- Operating Voltage Range:
 - V_{CC} Range: 2.7 V to 5.5 V
 - EN, SDA, and SCL Pins Compatible With 1.8-V, 3.3-V, and 5-V Power Rails
 - Output Maximum Voltage: 6 V
- 24 Constant-Current Sinks With High Precision
 - 25.5 mA Maximum per Channel With V_{CC} in Full Range
 - 35 mA Maximum per Channel When V_{CC} ≥ 3.3 V
 - Device-to-Device Error: ±7%; Channel-to-Channel Error: ±7%
- Ultralow Quiescent Current:
 - Shutdown Mode: 1 µA (Maximum) With EN Low
 - Power Saving Mode: 10 µA (Typical) With EN High and All LEDs Off for > 30 ms
- Integrated 12-Bit, 29-kHz PWM Generator for Each Channel:
 - Independent Color-Mixing Register Per Channel
 - Independent Brightness-Control Register Per RGB LED Module
 - Optional Logarithmic- or Linear-Scale Brightness Control
 - Integrated 3-Phase PWM-Shifting Scheme
- 3 Programmable Banks (R, G, B) for Easy Software Control of Each Color
- 2 External Hardware Address Pins Allow Connecting up to 4 Devices
- Broadcast Slave Address Allows Configuring Multiple Devices Simultaneously
- Auto-Increment Allows Writing or Reading Consecutive Registers Within One Transmission
- Up to 400-kHz Fast-Mode I²C Speed

2 Applications

LED Lighting, Indicator Lights, and Fun Lights for:

- Smart Speaker (With Voice Assistant)
- Smart Home Appliances
- Video Doorbell
- Electronic Smart Lock
- Smoke and Heat Detector
- STB and DVR
- Smart Router
- Handheld Device

3 Description

In smart homes and other applications that utilize human-machine-interaction, high-performance RGB LED drivers are required. LED animation effects such as flashing, breathing, and chasing greatly improve user experience, and minimal system noise is essential.

The LP50xx device is an 18- or 24-channel constant current sink LED driver. The LP50xx device includes integrated color mixing and brightness control, and pre-configuration simplifies the software coding process. Integrated 12-bit, 29 kHz PWM generators for each channel enable smooth, vivid color for LEDs, and eliminate audible noise.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LP5018	VQFN (32)	4.00 mm × 4.00 mm
LP5024		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic




Table of Contents

1 Features	1	8.4 Device Functional Modes.....	17
2 Applications	1	8.5 Programming	18
3 Description	1	8.6 Register Maps	22
4 Revision History	2	9 Application and Implementation	38
5 Description (continued)	3	9.1 Application Information.....	38
6 Pin Configuration and Functions	4	9.2 Typical Application	38
7 Specifications	6	10 Power Supply Recommendations	41
7.1 Absolute Maximum Ratings	6	11 Layout	41
7.2 ESD Ratings.....	6	11.1 Layout Guidelines	41
7.3 Recommended Operating Conditions.....	6	11.2 Layout Examples.....	42
7.4 Thermal Information	6	12 Device and Documentation Support	44
7.5 Electrical Characteristics.....	7	12.1 Related Links	44
7.6 Timing Requirements	8	12.2 Receiving Notification of Documentation Updates	44
7.7 Typical Characteristics	9	12.3 Community Resources.....	44
8 Detailed Description	11	12.4 Trademarks	44
8.1 Overview	11	12.5 Electrostatic Discharge Caution.....	44
8.2 Functional Block Diagram	11	12.6 Glossary	44
8.3 Feature Description.....	11	13 Mechanical, Packaging, and Orderable Information	45

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (October 2018) to Revision B	Page
• Added % after 100 in Parameter for I_{ERR_DD} and I_{ERR_CC} under OUTPUT STAGE.....	7
• Changed value of " $K_{REF} = 100$ " to " $K_{REF} = 105$ "	16

Changes from Original (October 2018) to Revision A	Page
• first release of production-data data sheet	1


5 Description (continued)

The LP50xx device controls each LED output with a 12-bit PWM resolution at 29-kHz switching frequency, which helps achieve a smooth dimming effect and eliminates audible noise. The independent color mixing and intensity control registers make the software coding straightforward. When targeting a fade-in, fade-out type breathing effect, the global R, G, B bank control reduces the microcontroller loading significantly. The LP50xx device also implements a PWM phase-shifting function to help reduce the input power budget when LEDs turn on simultaneously.


The LP50xx device implements an automatic power-saving mode to achieve ultralow quiescent current. When channels are all off for 30 ms, the device total power consumption is down to 10 μ A, which makes the LP50xx device a potential choice for battery-powered end equipment.

6 Pin Configuration and Functions

LP5018 RSM Package
32-Pin VQFN With Exposed Thermal Pad
Top View



LP5024 RSM Package
32-Pin VQFN With Exposed Thermal Pad
Top View



Pin Functions

PIN			I/O	DESCRIPTION
NAME	NO.			
	LP5018	LP5024		
ADDR0	25	25	—	I ² C slave-address selection pin. This pin must not be left floating.
ADDR1	26	26	—	I ² C slave-address selection pin. This pin must not be left floating.
EN	30	30	I	Chip enable input pin
IREF	31	31	—	Output current-reference global-setting pin
NC	19, 20, 21, 22, 23, 24	—	—	No internal connection
OUT0	1	1	O	Current sink output 0. If not used, this pin can be left floating.
OUT1	2	2	O	Current sink output 1. If not used, this pin can be left floating.
OUT2	3	3	O	Current sink output 2. If not used, this pin can be left floating.
OUT3	4	4	O	Current sink output 3. If not used, this pin can be left floating.
OUT4	5	5	O	Current sink output 4. If not used, this pin can be left floating.
OUT5	6	6	O	Current sink output 5. If not used, this pin can be left floating.
OUT6	7	7	O	Current sink output 6. If not used, this pin can be left floating.
OUT7	8	8	O	Current sink output 7. If not used, this pin can be left floating.
OUT8	9	9	O	Current sink output 8. If not used, this pin can be left floating.
OUT9	10	10	O	Current sink output 9. If not used, this pin can be left floating.
OUT10	11	11	O	Current sink output 10. If not used, this pin can be left floating.
OUT11	12	12	O	Current sink output 11. If not used, this pin can be left floating.
OUT12	13	13	O	Current sink output 12. If not used, this pin can be left floating.
OUT13	14	14	O	Current sink output 13. If not used, this pin can be left floating.
OUT14	15	15	O	Current sink output 14. If not used, this pin can be left floating.
OUT15	16	16	O	Current sink output 15. If not used, this pin can be left floating.
OUT16	17	17	O	Current sink output 16. If not used, this pin can be left floating.
OUT17	18	18	O	Current sink output 17. If not used, this pin can be left floating.
OUT18	—	19	O	Current sink output 18. If not used, this pin can be left floating.
OUT19	—	20	O	Current sink output 19. If not used, this pin can be left floating.
OUT20	—	21	O	Current sink output 20. If not used, this pin can be left floating.
OUT21	—	22	O	Current sink output 21. If not used, this pin can be left floating.
OUT22	—	23	O	Current sink output 22. If not used, this pin can be left floating.
OUT23	—	24	O	Current sink output 23. If not used, this pin can be left floating.
SCL	29	29	I	I ² C bus clock line. If not used, this pin must be connected to GND or VCC.
SDA	28	28	I/O	I ² C bus data line. If not used, this pin must be connected to GND or VCC.
VCAP	32	32	—	Internal LDO output pin, this pin must be connected to a 1-μF capacitor to GND. Place the capacitor as close to the device as possible.
VCC	27	27	I	Input power.
GND	GND		—	Exposed thermal pad also serves the ground pin for the device.

7 Specifications

7.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
Voltage on EN, IREF, OUTx, SCL, SDA, VCC	−0.3	6	V
Voltage on ADDR _x	−0.3	VCC+0.3	V
Voltage on VCAP	−0.3	2	V
Continuous power dissipation	Internally limited		
Junction temperature, T _{J-MAX}	−40	125	°C
Storage temperature, T _{stg}	−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±1500 V may actually have higher performance.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±500 V may actually have higher performance.

7.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Input voltage on VCC	2.7	5.5	V
Voltage on OUT _x	0	5.5	V
Voltage on ADDR _x , EN, SDA, SCL	0	5.5	V
Operating ambient temperature, T _A	−40	85	°C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LP5018 or LP5024	UNIT
		RSM (QFN)	
		32 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	36.4	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	34.8	°C/W
R _{θJB}	Junction-to-board thermal resistance	15.9	°C/W
ψ _{JT}	Junction-to-top characterization parameter	0.9	°C/W
ψ _{JB}	Junction-to-board characterization parameter	16	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	6.3	°C/W

- (1) For more information about traditional and new thermal metrics, see [Semiconductor and IC Package Thermal Metrics](#).

7.5 Electrical Characteristics

over operating ambient temperature range ($-40^{\circ}\text{C} < T_A < 85^{\circ}\text{C}$) (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLIES (VCC)						
V _{VCC}	Supply voltage		2.7		5.5	V
I _{VCC}	Shutdown supply current	V _{EN} = 0 V		0.2	1	μA
	Standby supply current	V _{EN} = 3.3 V, Chip_EN = 0 (bit)		6	10	
	Normal-mode supply current	With 10-mA LED current per OUTx		5	8	mA
	Power-save mode supply current	V _{EN} = 3.3 V, Chip_EN = 1 (bit), Power_Save_EN = 1 (bit), all the LEDs off duration > t _{PSM}		6	10	μA
V _{UVR}	Undervoltage restart	V _{VCC} rising			2.5	V
V _{UVF}	Undervoltage shutdown	V _{VCC} falling	2			V
V _{UV_HYS}	Undervoltage shutdown hysteresis			0.2		V
OUTPUT STAGE (OUTx)						
I _{MAX}	Maximum sink current (OUT0–OUTx) (For LP5024, x = 23. For LP5018, x = 17.)	V _{VCC} in full range, Max_Current_Option = 0 (bit), PWM = 100%			25.5	mA
	Maximum sink current (OUT0–OUTx) (For LP5024, x = 23. For LP5018, x = 17.)	V _{VCC} ≥ 3.3 V, Max_Current_Option = 1 (bit), PWM = 100%			35	
I _{LIM}	Internal sink current limit (OUT0–OUTx) (For LP5024, x = 23. For LP5018, x = 17.)	V _{VCC} in full range, Max_Current_Option = 0 (bit), V _{IREF} = 0 V	35	55	80	mA
	Internal sink current limit (OUT0–OUTx) (For LP5024, x = 23. For LP5018, x = 17.)	V _{VCC} ≥ 3.3V, Max_Current_Option=1 (bit), V _{IREF} = 0 V	40	75	120	
I _{lkg}	Leakage current (OUT0–OUTx) (For LP5024, x = 23. For LP5018, x = 17.)	PWM = 0%		0.1	1	μA
I _{ERR_DD}	Device to device current error, I _{ERR_DD} =(I _{AVE} –I _{SET})/I _{SET} ×100%	All channels' current set to 10 mA. PWM = 100%. Already includes the V _{IREF} and K _{IREF} tolerance	–7%		7%	
I _{ERR_CC}	Channel to channel current error, I _{ERR_CC} =(I _{OUTx} –I _{AVE})/I _{AVE} ×100%	All channels' current set to 10 mA. PWM = 100%. Already includes the V _{IREF} and K _{IREF} tolerance	–7%		7%	
V _{IREF}	IREF voltage			0.7		V
K _{IREF}	IREF ratio			105		
f _{PWM}	PWM switching frequency		21	29		kHz
V _{SAT}	Output saturation voltage	V _{VCC} in full range, Max_Current_Option = 0 (bit), output current set to 20 mA, the voltage when the LED current has dropped 5%		0.25	0.35	V
		V _{VCC} ≥ 3.3 V, Max_Current_Option = 1 (bit), output current set to 20 mA, the voltage when the LED current has dropped 5%		0.3	0.4	
LOGIC INPUTS (EN, SCL, SDA, ADDR _x)						
V _{IL}	Low level input voltage				0.4	V
V _{IH}	High level input voltage		1.4			V
I _{LOGIC}	Input current		–1		1	μA
V _{SDA}	SDA output low level	I _{PULLUP} = 5 mA			0.4	V
PROTECTION CIRCUITS						
T _(TSD)	Thermal-shutdown junction temperature			160		°C

Electrical Characteristics (continued)

over operating ambient temperature range ($-40^{\circ}\text{C} < T_A < 85^{\circ}\text{C}$) (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$T_{\text{(HYS)}}$	Thermal shutdown temperature hysteresis			15		$^{\circ}\text{C}$

7.6 Timing Requirements

over operating ambient temperature range ($-40^{\circ}\text{C} < T_A < 85^{\circ}\text{C}$) (unless otherwise noted)

PARAMETER		MIN	TYP	MAX	UNIT
f_{OSC}	Internal oscillator frequency		15		MHz
t_{PSM}	Power save mode deglitch time	20	30	40	ms
$t_{\text{EN_H}}$	EN first rising edge until first I ² C access			500	μs
$t_{\text{EN_L}}$	EN first falling edge until first I ² C reset			3	μs
f_{SCL}	I ² C clock frequency			400	kHz
1	Hold time (repeated) START condition	0.6			μs
2	Clock low time	1.3			μs
3	Clock high time	600			ns
4	Setup time for a repeated START condition	600			ns
5	Data hold time	0			ns
6	Data setup time	100			ns
7	Rise time of SDA and SCL	$20 + 0.1 C_b$		300	ns
8	Fall time of SDA and SCL	$15 + 0.1 C_b$		300	ns
9	Setup time for STOP condition	600			ns
10	Bus free time between a STOP and a START condition	1.3			μs
C_b	Capacitive load parameter for each bus line Load of 1 pF corresponds to one nanosecond.	10		200	pF




Figure 1. I²C Timing Parameters

7.7 Typical Characteristics




Figure 2. I_{OUT} Target vs R_{REF}




Figure 3. Output Current vs Temperature




Figure 4. Output Current vs Temperature




Figure 5. Channel-to-Channel Current Accuracy




Figure 6. Channel-to-Channel Current Accuracy vs Temperature





Figure 7. OUT Pin Voltage vs Current

LP5018, LP5024

SLVSEB8B – OCTOBER 2018 – REVISED OCTOBER 2018

www.ti.com

Typical Characteristics (continued)




8 Detailed Description

8.1 Overview

The LP50xx device is an 18- or 24-channel constant-current-sink LED driver. The LP50xx device includes all necessary power rails, an on-chip oscillator, and a two-wire serial I²C interface. The maximum constant-current value of all channels is set by a single external resistor. Two hardware address pins allow up to four devices on the same bus. An automatic power-saving mode is implemented to keep the total current consumption under 10 μ A, which makes the LP50xx device a potential choice for battery-powered end-equipment.

The LP50xx device is optimized for RGB LEDs regarding to both live effects and software efforts. The LP50xx device controls each LED output with 12-bit PWM resolution at 29-kHz switching frequency, which helps achieve a smooth dimming effect and eliminates audible noise. The independent color-mixing and intensity-control registers make the software coding straightforward. When targeting a fade-in, fade-out type breathing effect, the global RGB bank control reduces the microcontroller loading significantly. The LP50xx device also implements a PWM phase-shifting function to help reduce the input power budget when LEDs turn on simultaneously.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 PWM Control for Each Channel

Most traditional LED drivers are designed for the single-color LEDs, in which the high-resolution PWM generator is used for intensity control only. However, for RGB LEDs, both the color mixing and intensity control should be addressed to achieve the target effect. With the traditional solution, the users must handle the color mixing and intensity control simultaneously with a single PWM register. Several undesired effects occur: the limited dimming steps, the complex software design, and the color distortion when using a logarithmic scale control.

Feature Description (continued)

The LP50xx device is designed with independent color mixing and intensity control, which makes the RGB LED effects fancy and the control experience straightforward. With the inputs of the color-mixing register and the intensity-control register, the final PWM generator output for each channel is 12-bit resolution and 29-kHz dimming frequency, which helps achieve a smooth dimming effect and eliminates audible noise. See [Figure 9](#).




Figure 9. PWM Control Scheme for Each Channel

8.3.1.1 Independent Color Mixing Per RGB LED Module

Each output channel has its own individual 8-bit color-setting register (OUTx_COLOR). The device allows every RGB LED module to achieve >16 million ($256 \times 256 \times 256$) color-mixing.

8.3.1.2 Independent Intensity Control Per RGB LED Module

When color is fixed, the independent intensity-control is used to achieve accurate and flexible dimming control for every RGB LED module.

8.3.1.2.1 Intensity-Control Register Configuration

Every three consecutive output channels are assigned to their respective intensity-control register (LEDx_BRIGHTNESS). For example, OUT0, OUT1, and OUT2 are assigned to LED0_BRIGHTNESS, so it is recommended to connect the RGB LEDs in the sequence as shown in [Table 1](#). The LP50xx device allows 256-step intensity control for each RGB LED module, which helps achieve a smooth dimming effect.

Keeping FFh (default value) in the LED0_BRIGHTNESS register results in 100% dimming duty cycle. With this setting, users can just configure the color mixing register by channel to achieve the target dimming effect in a single-color LED application.

8.3.1.2.2 Logarithmic- or Linear-Scale Intensity Control

For human-eye-friendly visual performance, a logarithmic-scale dimming curve is usually implemented in LED drivers. However, for RGB LEDs, if using a single register to achieve both color mixing and intensity control, color distortion can be observed easily when using a logarithmic scale. The LP50xx device, with independent color-mixing and intensity-control registers, implements the logarithmic scale dimming control inside the intensity control function, which solves the color distortion issue effectively. See [Figure 10](#). Also, the LP50xx device allows users to configure the dimming scale either logarithmically or linearly through the global Log_Scale_EN register. If a special dimming curve is desired, using the linear scale with software correction is the most flexible approach. See [Figure 11](#).

Feature Description (continued)




Figure 10. Logarithmic- or Linear-Scale Intensity Control




Figure 11. Logarithmic vs Linear Dimming Curve

8.3.1.3 12-Bit, 29-kHz PWM Generator Per Channel

8.3.1.3.1 PWM Generator

With the inputs of the color mixing and the intensity control, the final output PWM duty cycle is defined as the product obtained by multiplying the color-mixing register value by the related intensity-control register value. The final output PWM duty cycle has 12 bits of control accuracy, which is achieved by a 9 bits of pure PWM resolution and 3 bits of digital dithering control. For 3-bit dithering, every eighth pulse is made 1 LSB longer to increase the average value by $1/8$ th. The LP50xx device allows users to enable or disable the dithering function through the `PWM_Dithering_EN` register. When enabled (default), the output PWM duty-cycle accuracy is 12 bits. When disabled, the output PWM duty-cycle accuracy is 9 bits.

To eliminate the audible noise due to the PWM switching, the LP50xx device sets the PWM switching frequency at 29-kHz, above the 20-kHz human hearing range.

Feature Description (continued)

8.3.1.4 PWM Phase-Shifting

A PWM phase-shifting scheme allows delaying the time when each LED driver is active. When the LED drivers are not activated simultaneously, the peak load current from the pre-stage power supply is significantly decreased. The scheme also reduces input-current ripple and ceramic-capacitor audible ringing. LED drivers are grouped into three different phases.

- Phase 1—the rising edge of the PWM pulse is fixed. The falling edge of the pulse is changed when the duty cycle changes. Phase 1 is applied to LED0, LED3, ..., LED21.
- Phase 2—the middle point of the PWM pulse is fixed. The pulse spreads in both directions when the PWM duty cycle is increased. Phase 2 is applied to LED1, LED4, ..., LED22.
- Phase 3—the falling edge of the PWM pulse is fixed. The rising edge of the pulse is changed when the duty cycle changes. Phase 3 is applied to LED2, LED5, ..., LED23.




Figure 12. PWM Phase-Shifting

8.3.2 LED Bank Control

For most LED-animation effects, like blinking and breathing, all the RGB LEDs have the same lighting pattern. Instead of controlling the individual LED separately, which occupies the microcontroller resources heavily, the LP50xx device provides an easy coding approach, the LED bank control.

Each channel can be configured as either independent control or bank control through the LEDx_Bank_EN register. When LEDx_Bank_EN = 0 (default), the LED is controlled independently by the related color-mixing and intensity-control registers. When LEDx_Bank_EN = 1, the LP50xx device drives the LEDs in LED bank-control mode. The LED bank has its own independent PWM control scheme, which is the same structure as the PWM scheme of each channel. See [PWM Control for Each Channel](#) for more details. When a channel is configured in LED bank-control mode, the related color mixing and intensity control is governed by the bank control registers (BANK_A_COLOR, BANK_B_COLOR, BANK_C_COLOR, and BANK_BRIGHTNESS) regardless of the inputs on its own color-mixing and intensity-control registers.

Feature Description (continued)




Figure 13. Bank PWM Control Scheme

Table 1. Bank Number and LED Number Assignment

OUT NUMBER	BANK Number	RGB LED MODULE NUMBER
OUT0	Bank A	LED0
OUT1	Bank B	
OUT2	Bank C	
OUT3	Bank A	LED1
OUT4	Bank B	
OUT5	Bank C	
OUT6	Bank A	LED2
OUT7	Bank B	
OUT8	Bank C	
OUT9	Bank A	LED3
OUT10	Bank B	
OUT11	Bank C	
OUT12	Bank A	LED4
OUT13	Bank B	
OUT14	Bank C	
OUT15	Bank A	LED5
OUT16	Bank B	
OUT17	Bank C	
OUT18 (LP5024 only)	Bank A	LED6
OUT19 (LP5024 only)	Bank B	
OUT20 (LP5024 only)	Bank C	
OUT21 (LP5024 only)	Bank A	LED7
OUT22 (LP5024 only)	Bank B	
OUT23 (LP5024 only)	Bank C	

With the bank control configuration, the LP50xx device enables users to achieve smooth and live LED effects globally with an ultrasimple software effort. Figure 14 shows an example using LED0 as an independent RGB indicator and others with group breathing effect.




Figure 14. Bank PWM Control Example

8.3.3 Current Range Setting

The constant-current value (I_{SET}) of all 24 channels is set by a single external resistor, R_{IREF} . The value of R_{IREF} can be calculated by Equation 1.

$$R_{IREF} = K_{IREF} \times \frac{V_{IREF}}{I_{SET}}$$

where:

- $K_{IREF} = 105$
- $V_{IREF} = 0.7 \text{ V}$

(1)

With the IREF pin floating, the output current is close to zero. With the IREF pin shorted to GND, the LP50xx device provides internal current-limit protection, and the output-channel maximum current is limited to I_{LIM} .

The LP50xx device supports two levels of maximum output current, I_{MAX} .

- When V_{CC} is in the range from 2.7 V to 5.5 V, and the Max_Current_Option (bit) = 0, $I_{MAX} = 25.5 \text{ mA}$.
- When V_{CC} is in the range from 3.3 V to 5.5 V, and the Max_Current_Option (bit) = 1, $I_{MAX} = 35 \text{ mA}$.

8.3.4 Automatic Power-Save Mode

When all the LED outputs are inactive, the LP50xx device is able to enter power-save mode automatically, thus lowering idle-current consumption down to 10 μA (typical). Automatic power-save mode is enabled when register bit Power_Save_EN = 1 (default) and all the LEDs are off for a duration of >30 ms. Almost all analog blocks are powered down in power-save mode. If any I²C command to the device occurs, the LP50xx device returns to NORMAL mode.

8.3.5 Protection Features

8.3.5.1 Thermal Shutdown

The LP50xx device implements a thermal shutdown mechanism to protect the device from damage due to overheating. When the junction temperature rises to 160°C (typical), the device switches into shutdown mode. The LP50xx device releases thermal shutdown when the junction temperature of the device is reduced to 145°C (typical).

8.3.5.2 UVLO

The LP50xx device has an internal comparator that monitors the voltage at V_{CC} . When V_{CC} is below V_{UVF} , reset is active and the LP50xx device is in the INITIALIZATION state.

8.4 Device Functional Modes




Figure 15. Functional Modes

- **INITIALIZATION:** The device enters into INITIALIZATION mode when $EN = H$. In this mode, all the registers are reset. Entry can also be from any state, if the RESET (register) = FFh or UVLO is active.
- **NORMAL:** The device enters the NORMAL mode when $Chip_EN$ (register) = 1. I_{CC} is 10 mA (typ.).
- **POWER SAVE:** The device automatically enters the POWER SAVE mode when $Power_Save_EN$ (register) = 1 and all the LEDs are off for a duration of >30 ms. In POWER SAVE mode, analog blocks are disabled to minimize power consumption, but the registers retain the data and keep it available via I²C. I_{CC} is 10 μ A (typ.). In case of any I²C command to this device, it returns to the NORMAL mode.
- **SHUTDOWN:** The device enters into SHUTDOWN mode from all states on V_{CC} power up or when $EN = L$. I_{CC} is < 1 μ A (max).
- **STANDBY:** The device enters the STANDBY mode when $Chip_EN$ (register) = 0. In this mode, all the OUTx pins are shut down, but the registers retain the data and keep it available via I²C. STANDBY is the low-power-consumption mode, when all circuit functions are disabled. I_{CC} is 10 μ A (typ.).
- **THERMAL SHUTDOWN:** The device automatically enters the THERMAL SHUTDOWN mode when the

Device Functional Modes (continued)

junction temperature exceeds 160°C (typical). In this mode, all the OUTx outputs are shut down. If the junction temperature decreases below 145°C (typical), the device returns to the NORMAL mode.

8.5 Programming

8.5.1 I²C Interface

The I²C-compatible two-wire serial interface provides access to the programmable functions and registers on the device. This protocol uses a two-wire interface for bidirectional communications between the devices connected to the bus. The two interface lines are the serial data line (SDA) and the serial clock line (SCL). Every device on the bus is assigned a unique address and acts as either a master or a slave depending on whether it generates or receives the serial clock, SCL. The SCL and SDA lines should each have a pullup resistor placed somewhere on the line and remain HIGH even when the bus is idle.

8.5.1.1 Data Validity

The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, the state of the data line can only be changed when the clock signal is LOW.




Figure 16. Data Validity

8.5.1.2 Start and Stop Conditions

START and STOP conditions classify the beginning and the end of the data transfer session. A START condition is defined as the SDA signal transitioning from HIGH to LOW while the SCL line is HIGH. A STOP condition is defined as the SDA transitioning from LOW to HIGH while SCL is HIGH. The bus master always generates START and STOP conditions. The bus is considered to be busy after a START condition and free after a STOP condition. During data transmission, the bus master can generate repeated START conditions. First START and repeated START conditions are functionally equivalent.




Figure 17. Start and Stop Conditions

Programming (continued)

8.5.1.3 Transferring Data

Every byte put on the SDA line must be eight bits long, with the most-significant bit (MSB) being transferred first. Each byte of data must be followed by an acknowledge bit. The acknowledge-related clock pulse is generated by the master. The master releases the SDA line (HIGH) during the acknowledge clock pulse. The device pulls down the SDA line during the ninth clock pulse, signifying an acknowledge. The device generates an acknowledge after each byte has been received.

There is one exception to the acknowledge-after-every-byte rule. When the master is the receiver, it must indicate to the transmitter an end of data by not acknowledging (negative acknowledge) the last byte clocked out of the slave. This negative acknowledge still includes the acknowledge clock pulse (generated by the master), but the SDA line is not pulled down.

After the START condition, the bus master sends a chip address. This address is seven bits long followed by an eighth bit which is a data direction bit (READ or WRITE). For the eighth bit, a 0 indicates a WRITE, and a 1 indicates a READ. The second byte selects the register to which the data is written. The third byte contains data to write to the selected register.




Figure 18. Acknowledge and Not Acknowledge on I²C Bus

8.5.1.4 I²C Slave Addressing

The device slave address is defined by connecting GND or VCC to the ADDR0 and ADDR1 pins. A total of four independent slave addresses can be realized by combinations when GND or VCC is connected to the ADDR0 and ADDR1 pins (see [Table 2](#) and [Table 3](#)).

The device responds to a broadcast slave address regardless of the setting of the ADDR0 and ADDR1 pins. Global writes to the broadcast address can be used for configuring all devices simultaneously. The device supports global read using a broadcast address; however, the data read is only valid if all devices on the I²C bus contain the same value in the addressed register.

Table 2. Slave-Address Combinations


ADDR1	ADDR0	SLAVE ADDRESS	
		INDEPENDENT	BROADCAST
GND	GND	010 1000	011 1100
GND	VCC	010 1001	
VCC	GND	010 1010	
VCC	VCC	010 1011	

Table 3. Chip Address

	SLAVE ADDRESS							R/ \overline{W}
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Independent	0	1	0	1	0	ADDR1	ADDR0	1 or 0
Broadcast	0	1	1	1	1	0	0	1 or 0


8.5.1.5 Control-Register Write Cycle

- The master device generates a start condition.
- The master device sends the slave address (7 bits) and the data direction bit ($R/\overline{W} = 0$).
- The slave device sends an acknowledge signal if the slave address is correct.
- The master device sends the control register address (8 bits).
- The slave device sends an acknowledge signal.
- The master device sends the data byte to be written to the addressed register.
- The slave device sends an acknowledge signal.
- If the master device sends further data bytes, the control register address of the slave is incremented by 1 after the acknowledge signal. To reduce program load time, the device supports address auto incrementation. The register address is incremented after each 8 data bits.
- The write cycle ends when the master device creates a stop condition.


Figure 19. Write Cycle

8.5.1.6 Control-Register Read Cycle

- The master device generates a start condition.
- The master device sends the slave address (7 bits) and the data direction bit ($R/\overline{W} = 0$).
- The slave device sends an acknowledge signal if the slave address is correct.
- The master device sends the control register address (8 bits).
- The slave device sends an acknowledge signal.
- The master device generates a repeated-start condition.
- The master device sends the slave address (7 bits) and the data direction bit ($R/\overline{W} = 1$).
- The slave device sends an acknowledge signal if the slave address is correct.
- The slave device sends the data byte from the addressed register.
- If the master device sends an acknowledge signal, the control-register address is incremented by 1. The slave device sends the data byte from the addressed register. To reduce program load time, the device supports address auto incrementation. The register address is incremented after each 8 data bits.
- The read cycle ends when the master device does not generate an acknowledge signal after a data byte and generates a stop condition.


Figure 20. Read Cycle

8.5.1.7 Auto-Increment Feature

The auto-increment feature allows writing or reading several consecutive registers within one transmission. For example, when an 8-bit word is sent to the device, the internal address index counter is incremented by 1, and the next register is written. The auto-increment feature is enabled by default and can be disabled by setting the Auto_Incr_EN bit = 0 in the DEVICE_CONFIG1 register. The auto-increment feature is applied for the full register address from 0h to FFh.

LP5018, LP5024

SLVSEB8B – OCTOBER 2018 – REVISED OCTOBER 2018

www.ti.com

8.6 Register Maps

Table 4 lists the memory-mapped registers of the device.

Table 4. Register Maps

REGISTER NAME	ADDR	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	DEF-AULT
DEVICE_CONFIG0	00h	R/W	RESERVED	Chip_EN	RESERVED						00h
DEVICE_CONFIG1	01h	R/W	RESERVED		Log_Scale_EN	Power_Save_EN	Auto_Incr_EN	PWM_Dithering_EN	Max_Current_Option	LED_Global Off	3Ch
LED_CONFIG0	02h	R/W	LED7_Bank_EN (Only for LP5024)	LED6_Bank_EN (Only for LP5024)	LED5_Bank_EN	LED4_Bank_EN	LED3_Bank_EN	LED2_Bank_EN	LED1_Bank_EN	LED0_Bank_EN	00h
BANK_BRIGHTNESS	03h	R/W	Bank_Brightness								FFh
BANK_A_COLOR	04h	R/W	Bank_A_Color								00h
BANK_B_COLOR	05h	R/W	Bank_B_Color								00h
BANK_C_COLOR	06h	R/W	Bank_C_Color								00h
LED0_BRIGHTNESS	07h	R/W	LED0_Brightness								FFh
LED1_BRIGHTNESS	08h	R/W	LED1_Brightness								FFh
LED2_BRIGHTNESS	09h	R/W	LED2_Brightness								FFh
LED3_BRIGHTNESS	0Ah	R/W	LED3_Brightness								FFh
LED4_BRIGHTNESS	0Bh	R/W	LED4_Brightness								FFh
LED5_BRIGHTNESS	0Ch	R/W	LED5_Brightness								FFh
LED6_BRIGHTNESS	0Dh	R/W	LED6_Brightness (Only for LP5024)								FFh
LED7_BRIGHTNESS	0Eh	R/W	LED7_Brightness (Only for LP5024)								FFh
OUT0_COLOR	0Fh	R/W	OUT0_Color								00h
OUT1_COLOR	10h	R/W	OUT1_Color								00h
OUT2_COLOR	11h	R/W	OUT2_Color								00h
OUT3_COLOR	12h	R/W	OUT3_Color								00h

Register Maps (continued)

Table 4. Register Maps (continued)

REGISTER NAME	ADDR	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	DEF-AULT
OUT4_COLOR	13h	R/ \overline{W}					OUT4_Color				00h
OUT5_COLOR	14h	R/ \overline{W}					OUT5_Color				00h
OUT6_COLOR	15h	R/ \overline{W}					OUT6_Color				00h
OUT7_COLOR	16h	R/ \overline{W}					OUT7_Color				00h
OUT8_COLOR	17h	R/ \overline{W}					OUT8_Color				00h
OUT9_COLOR	18h	R/ \overline{W}					OUT9_Color				00h
OUT10_COLOR	19h	R/ \overline{W}					OUT10_Color				00h
OUT11_COLOR	1Ah	R/ \overline{W}					OUT11_Color				00h
OUT12_COLOR	1Bh	R/ \overline{W}					OUT12_Color				00h
OUT13_COLOR	1Ch	R/ \overline{W}					OUT13_Color				00h
OUT14_COLOR	1Dh	R/ \overline{W}					OUT14_Color				00h
OUT15_COLOR	1Eh	R/ \overline{W}					OUT15_Color				00h
OUT16_COLOR	1Fh	R/ \overline{W}					OUT16_Color				00h
OUT17_COLOR	20h	R/ \overline{W}					OUT17_Color				00h
OUT18_COLOR	21h	R/ \overline{W}					OUT18_Color (Only for LP5024)				00h
OUT19_COLOR	22h	R/ \overline{W}					OUT19_Color (Only for LP5024)				00h
OUT20_COLOR	23h	R/ \overline{W}					OUT20_Color (Only for LP5024)				00h
OUT21_COLOR	24h	R/ \overline{W}					OUT21_Color (Only for LP5024)				00h
OUT22_COLOR	25h	R/ \overline{W}					OUT22_Color (Only for LP5024)				00h
OUT23_COLOR	26h	R/ \overline{W}					OUT23_Color (Only for LP5024)				00h
RESET	27h	W					Reset				00h

Table 5. Access Type Codes

ACCESS TYPE	CODE	DESCRIPTION
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Default Value		
-n		Value after reset or the default value

8.6.1 DEVICE_CONFIG0 (Address = 0h) [reset = 0h]

DEVICE_CONFIG0 is shown in [Figure 21](#) and described in [Table 6](#).

Return to [Table 4](#).

Figure 21. DEVICE_CONFIG0 Register

7	6	5	4	3	2	1	0
RESERVED	Chip_EN						
R/W-0h	R/W-0h						

Table 6. DEVICE_CONFIG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	RESERVED	R/W	0h	Reserved
6	Chip_EN	R/W	0h	1 = LP50xx enabled 0 = LP50xx not enabled
5–0	RESERVED	R/W	0h	Reserved

8.6.2 DEVICE_CONFIG1 (Address = 1h) [reset = 3Ch]

DEVICE_CONFIG1 is shown in [Figure 22](#) and described in [Table 7](#).

Return to [Table 4](#).

Figure 22. DEVICE_CONFIG1 Register

7	6	5	4	3	2	1	0
RESERVED	Log_Scale_EN	Power_Save_EN	Auto_Incr_EN	PWM_Dithering_EN	Optional_Headroom	LED_Global Off	
R/W-0h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-1h	R/W-0h	R/W-0h

Table 7. DEVICE_CONFIG1 Register Field Descriptions

Bit	Field	Type	Reset	Description
7–6	RESERVED	R/W	0h	Reserved
5	Log_Scale_EN	R/W	1h	1 = Logarithmic scale dimming curve enabled 0 = Linear scale dimming curve enabled
4	Power_Save_EN	R/W	1h	1 = Automatic power-saving mode enabled 0 = Automatic power-saving mode not enabled
3	Auto_Incr_EN	R/W	1h	1 = Automatic increment mode enabled 0 = Automatic increment mode not enabled
2	PWM_Dithering_EN	R/W	1h	1 = PWM dithering mode enabled 0 = PWM dithering mode not enabled
1	Max_Current_Option	R/W	0h	1 = Output maximum current I _{MAX} = 35 mA. 0 = Output maximum current I _{MAX} = 25.5 mA.
0	LED_Global Off	R/W	0h	1 = Shut down all LEDs 0 = Normal operation

8.6.3 LED_CONFIG0 (Address = 2h) [reset = 00h]

LED_CONFIG0 is shown in [Figure 23](#) and described in [Table 8](#).

Return to [Table 4](#).

Figure 23. LED_CONFIG0 Register

7	6	5	4	3	2	1	0
LED7_Bank_EN	LED6_Bank_EN	LED5_Bank_EN	LED4_Bank_EN	LED3_Bank_EN	LED2_Bank_EN	LED1_Bank_EN	LED0_Bank_EN
N	N	N	N	N	N	N	N
R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

Table 8. LED_CONFIG0 Register Field Descriptions

Bit	Field	Type	Reset	Description
7	LED7_Bank_EN	R/W	0h	1 = LED7 bank control mode enabled 0 = LED7 independent control mode enabled
6	LED6_Bank_EN	R/W	0h	1 = LED6 bank control mode enabled 0 = LED6 independent control mode enabled
5	LED5_Bank_EN	R/W	0h	1 = LED5 bank control mode enabled 0 = LED5 independent control mode enabled
4	LED4_Bank_EN	R/W	0h	1 = LED4 bank control mode enabled 0 = LED4 independent control mode enabled
3	LED3_Bank_EN	R/W	0h	1 = LED3 bank control mode enabled 0 = LED3 Independent control mode enabled
2	LED2_Bank_EN	R/W	0h	1 = LED2 bank control mode enabled 0 = LED2 independent control mode enabled
1	LED1_Bank_EN	R/W	0h	1 = LED1 bank control mode enabled 0 = LED1 independent control mode enabled
0	LED0_Bank_EN	R/W	0h	1 = LED0 bank control mode enabled 0 = LED0 independent control mode enabled

8.6.4 BANK_BRIGHTNESS (Address = 3h) [reset = FFh]

BANK_BRIGHTNESS is shown in [Figure 24](#) and described in [Table 9](#).

Return to [Table 4](#).

Figure 24. BANK_BRIGHTNESS Register

7	6	5	4	3	2	1	0
Bank_Brightness							
R/W-FFh							

Table 9. BANK_BRIGHTNESS Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	Bank_Brightness	R/W	FFh	FFh = 100% of full brightness ... 80h = 50% of full brightness ... 00h = 0% of full brightness

8.6.5 BANK_A_COLOR (Address = 4h) [reset = 00h]

BANK_A_COLOR is shown in [Figure 25](#) and described in [Table 10](#).

Return to [Table 4](#).

Figure 25. BANK_A_COLOR Register

7	6	5	4	3	2	1	0
Bank_A_Color							
R/W-0h							

Table 10. BANK_A_COLOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	Bank_A_Color	R/W	0h	FFh = The color mixing percentage is 100%. ... 80h = The color mixing percentage is 50%. ... 00h = The color mixing percentage is 0%.

8.6.6 BANK_B_COLOR (Address = 5h) [reset = 00h]

BANK_B_COLOR is shown in [Figure 26](#) and described in [Table 11](#).

Return to [Table 4](#).

Figure 26. BANK_B_COLOR Register

7	6	5	4	3	2	1	0
Bank_B_Color							
R/W-0h							

Table 11. BANK_B_COLOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	Bank_B_Color	R/W	0h	FFh = The color mixing percentage is 100%. ... 80h = The color mixing percentage is 50%. ... 00h = The color mixing percentage is 0%.

8.6.7 BANK_C_COLOR (Address = 6h) [reset = 00h]

BANK_C_COLOR is shown in [Figure 27](#) and described in [Table 12](#).

Return to [Table 4](#).

Figure 27. BANK_C_COLOR Register

7	6	5	4	3	2	1	0
Bank_C_Color							
R/W-0h							

Table 12. BANK_C_COLOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	Bank_C_Color	R/W	0h	FFh = The color mixing percentage is 100%. ... 80h = The color mixing percentage is 50%. ... 00h = The color mixing percentage is 0%.

8.6.8 LED0_BRIGHTNESS (Address = 7h) [reset = FFh]

LED0_BRIGHTNESS is shown in [Figure 28](#) and described in [Table 13](#).

Return to [Table 4](#).

Figure 28. LED0_BRIGHTNESS Register

7	6	5	4	3	2	1	0
LED0_Brightness							
R/W-FFh							

Table 13. LED0_BRIGHTNESS Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	LED0_Brightness	R/W	FFh	FFh = 100% of full intensity ... 80h = 50% of full intensity ... 00h = 0% of full intensity

8.6.9 LED1_BRIGHTNESS (Address = 8h) [reset = FFh]

LED1_BRIGHTNESS is shown in [Figure 29](#) and described in [Table 14](#).

Return to [Table 4](#).

Figure 29. LED1_BRIGHTNESS Register

7	6	5	4	3	2	1	0
LED1_Brightness							
R/W-FFh							

Table 14. LED1_BRIGHTNESS Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	LED1_Brightness	R/W	FFh	FFh = 100% of full intensity ... 80h = 50% of full intensity ... 00h = 0% of full intensity

8.6.10 LED2_BRIGHTNESS (Address = 9h) [reset = FFh]

LED2_BRIGHTNESS is shown in [Figure 30](#) and described in [Table 15](#).

Return to [Table 4](#).

Figure 30. LED2_BRIGHTNESS Register

7	6	5	4	3	2	1	0
LED2_Brightness							
R/W-FFh							

Table 15. LED2_BRIGHTNESS Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	LED2_Brightness	R/W	FFh	FFh = 100% of full intensity ... 80h = 50% of full intensity ... 00h = 0% of full intensity

8.6.11 LED3_BRIGHTNESS (Address = 0Ah) [reset = FFh]

LED3_BRIGHTNESS is shown in [Figure 31](#) and described in [Table 16](#).

Return to [Table 4](#).

Figure 31. LED3_BRIGHTNESS Register

7	6	5	4	3	2	1	0
LED3_Brightness							
R/W-FFh							

Table 16. LED3_BRIGHTNESS Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	LED3_Brightness	R/W	FFh	FFh = 100% of full intensity ... 80h = 50% of full intensity ... 00h = 0% of full intensity

8.6.12 LED4_BRIGHTNESS (Address = 0Bh) [reset = FFh]

LED4_BRIGHTNESS is shown in [Figure 32](#) and described in [Table 17](#).

Return to [Table 4](#).

Figure 32. LED4_BRIGHTNESS Register

7	6	5	4	3	2	1	0
LED4_Brightness							
R/W-FFh							

Table 17. LED4_BRIGHTNESS Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	LED4_Brightness	R/W	FFh	FFh = 100% of full intensity ... 80h = 50% of full intensity ... 00h = 0% of full intensity

8.6.13 LED5_BRIGHTNESS (Address = 0Ch) [reset = FFh]

LED5_BRIGHTNESS is shown in [Figure 33](#) and described in [Table 18](#).

Return to [Table 4](#).

Figure 33. LED5_BRIGHTNESS Register

7	6	5	4	3	2	1	0
LED5_Brightness							
R/W-FFh							

Table 18. LED5_BRIGHTNESS Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	LED5_Brightness	R/W	FFh	FFh = 100% of full intensity ... 80h = 50% of full intensity ... 00h = 0% of full intensity

8.6.14 LED6_BRIGHTNESS (Address = 0Dh) [reset = FFh]

LED6_BRIGHTNESS is shown in [Figure 34](#) and described in [Table 19](#).

Return to [Table 4](#).

Figure 34. LED6_BRIGHTNESS Register

7	6	5	4	3	2	1	0
LED6_Brightness							
R/W-FFh							

Table 19. LED6_BRIGHTNESS Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	LED6_Brightness	R/W	FFh	FFh = 100% of full intensity ... 80h = 50% of full intensity ... 00h = 0% of full intensity

8.6.15 LED7_BRIGHTNESS (Address = 0Eh) [reset = FFh]

LED7_BRIGHTNESS is shown in [Figure 35](#) and described in [Table 20](#).

Return to [Table 4](#).

Figure 35. LED7_BRIGHTNESS Register

7	6	5	4	3	2	1	0
LED7_Brightness							
R/W-FFh							

Table 20. LED7_BRIGHTNESS Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	LED7_Brightness	R/W	FFh	FFh = 100% of full intensity ... 80h = 50% of full intensity ... 00h = 0% of full intensity

8.6.16 OUT0_COLOR (Address = 0Fh) [reset = 00h]

OUT0_COLOR is shown in [Figure 36](#) and described in [Table 21](#).

Return to [Table 4](#).

Figure 36. OUT0_COLOR Register

7	6	5	4	3	2	1	0
OUT0_Color							
R/W-00h							

Table 21. OUT0_COLOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	OUT0_Color	R/W	00h	FFh = The color mixing percentage is 0%. ... 80h = The color mixing percentage is 50%. ... 00h = The color mixing percentage is 100%.

8.6.17 OUT1_COLOR (Address = 10h) [reset = 00h]

OUT1_COLOR is shown in [Figure 37](#) and described in [Table 22](#).

Return to [Table 4](#).

Figure 37. OUT1_COLOR Register

7	6	5	4	3	2	1	0
OUT1_Color							
R/W-00h							

Table 22. OUT1_COLOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	OUT1_Color	R/W	00h	FFh = The color mixing percentage is 0%. ... 80h =The color mixing percentage is 50%. ... 00h = The color mixing percentage is 100%.

8.6.18 OUT2_COLOR (Address = 11h) [reset = 00h]

OUT2_COLOR is shown in [Figure 38](#) and described in [Table 23](#).

Return to [Table 4](#).

Figure 38. OUT2_COLOR Register

7	6	5	4	3	2	1	0
OUT2_Color							
R/W-00h							

Table 23. OUT2_COLOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	OUT2_Color	R/W	00h	FFh = The color mixing percentage is 0%. ... 80h =The color mixing percentage is 50%. ... 00h = The color mixing percentage is 100%.

8.6.19 OUT3_COLOR (Address = 12h) [reset = 00h]

OUT3_COLOR is shown in [Figure 39](#) and described in [Table 24](#).

Return to [Table 4](#).

Figure 39. OUT3_COLOR Register

7	6	5	4	3	2	1	0
OUT3_Color							
R/W-00h							

Table 24. OUT3_COLOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	OUT3_Color	R/W	00h	FFh = The color mixing percentage is 0%. ... 80h =The color mixing percentage is 50%. ... 00h = The color mixing percentage is 100%.

8.6.20 OUT4_COLOR (Address = 13h) [reset = 00h]

OUT4_COLOR is shown in [Figure 40](#) and described in [Table 25](#).

Return to [Table 4](#).

Figure 40. OUT4_COLOR Register

7	6	5	4	3	2	1	0
OUT4_Color							
R/W-00h							

Table 25. OUT4_COLOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	OUT4_Color	R/W	00h	FFh = The color mixing percentage is 0%. ... 80h = The color mixing percentage is 50%. ... 00h = The color mixing percentage is 100%.

8.6.21 OUT5_COLOR (Address = 14h) [reset = 00h]

OUT5_COLOR is shown in [Figure 41](#) and described in [Table 26](#).

Return to [Table 4](#).

Figure 41. OUT5_COLOR Register

7	6	5	4	3	2	1	0
OUT5_Color							
R/W-00h							

Table 26. OUT5_COLOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	OUT5_Color	R/W	00h	FFh = The color mixing percentage is 0%. ... 80h = The color mixing percentage is 50%. ... 00h = The color mixing percentage is 100%.

8.6.22 OUT6_COLOR (Address = 15h) [reset = 00h]

OUT6_COLOR is shown in [Figure 42](#) and described in [Table 27](#).

Return to [Table 4](#).

Figure 42. OUT6_COLOR Register

7	6	5	4	3	2	1	0
OUT6_Color							
R/W-00h							

Table 27. OUT6_COLOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	OUT6_Color	R/W	00h	FFh = The color mixing percentage is 0%. ... 80h = The color mixing percentage is 50%. ... 00h = The color mixing percentage is 100%.

8.6.23 OUT7_COLOR (Address = 16h) [reset = 00h]

OUT7_COLOR is shown in [Figure 43](#) and described in [Table 28](#).

Return to [Table 4](#).

Figure 43. OUT7_COLOR Register

7	6	5	4	3	2	1	0
OUT7_Color							
R/W-00h							

Table 28. OUT7_COLOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	OUT7_Color	R/W	00h	FFh = The color mixing percentage is 0%. ... 80h = The color mixing percentage is 50%. ... 00h = The color mixing percentage is 100%.

8.6.24 OUT8_COLOR (Address = 17h) [reset = 00h]

OUT8_COLOR is shown in [Figure 44](#) and described in [Table 29](#).

Return to [Table 4](#).

Figure 44. OUT8_COLOR Register

7	6	5	4	3	2	1	0
OUT8_Color							
R/W-00h							

Table 29. OUT8_COLOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	OUT8_Color	R/W	00h	FFh = The color mixing percentage is 0%. ... 80h = The color mixing percentage is 50%. ... 00h = The color mixing percentage is 100%.

8.6.25 OUT9_COLOR (Address = 18h) [reset = 00h]

OUT9_COLOR is shown in [Figure 45](#) and described in [Table 30](#).

Return to [Table 4](#).

Figure 45. OUT9_COLOR Register

7	6	5	4	3	2	1	0
OUT9_Color							
R/W-00h							

Table 30. OUT9_COLOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	OUT9_Color	R/W	00h	FFh = The color mixing percentage is 0%. ... 80h = The color mixing percentage is 50%. ... 00h = The color mixing percentage is 100%.

8.6.26 OUT10_COLOR (Address = 19h) [reset = 00h]

OUT10_COLOR is shown in [Figure 46](#) and described in [Table 31](#).

Return to [Table 4](#).

Figure 46. OUT10_COLOR Register

7	6	5	4	3	2	1	0
OUT10_Color							
R/W-00h							

Table 31. OUT10_COLOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	OUT10_Color	R/W	00h	FFh = The color mixing percentage is 0%. ... 80h = The color mixing percentage is 50%. ... 00h = The color mixing percentage is 100%.

8.6.27 OUT11_COLOR (Address = 1Ah) [reset = 00h]

OUT11_COLOR is shown in [Figure 47](#) and described in [Table 32](#).

Return to [Table 4](#).

Figure 47. OUT11_COLOR Register

7	6	5	4	3	2	1	0
OUT11_Color							
R/W-00h							

Table 32. OUT11_COLOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	OUT11_Color	R/W	00h	FFh = The color mixing percentage is 0%. ... 80h = The color mixing percentage is 50%. ... 00h = The color mixing percentage is 100%.

8.6.28 OUT12_COLOR (Address = 1Bh) [reset = 00h]

OUT12_COLOR is shown in [Figure 48](#) and described in [Table 33](#).

Return to [Table 4](#).

Figure 48. OUT12_COLOR Register

7	6	5	4	3	2	1	0
OUT12_Color							
R/W-00h							

Table 33. OUT12_COLOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	OUT12_Color	R/W	00h	FFh = The color mixing percentage is 0%. ... 80h = The color mixing percentage is 50%. ... 00h = The color mixing percentage is 100%.

8.6.29 OUT13_COLOR (Address = 1Ch) [reset = 00h]

OUT13_COLOR is shown in [Figure 49](#) and described in [Table 34](#).

Return to [Table 4](#).

Figure 49. OUT13_COLOR Register

7	6	5	4	3	2	1	0
OUT13_Color							
R/W-00h							

Table 34. OUT13_COLOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	OUT13_Color	R/W	00h	FFh = The color mixing percentage is 0%. ... 80h =The color mixing percentage is 50%. ... 00h = The color mixing percentage is 100%.

8.6.30 OUT14_COLOR (Address = 1Dh) [reset = 00h]

OUT14_COLOR is shown in [Figure 50](#) and described in [Table 35](#).

Return to [Table 4](#).

Figure 50. OUT14_COLOR Register

7	6	5	4	3	2	1	0
OUT14_Color							
R/W-00h							

Table 35. OUT14_COLOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	OUT14_Color	R/W	00h	FFh = The color mixing percentage is 0%. ... 80h =The color mixing percentage is 50%. ... 00h = The color mixing percentage is 100%.

8.6.31 OUT15_COLOR (Address = 1Eh) [reset = 00h]

OUT15_COLOR is shown in [Figure 51](#) and described in [Table 36](#).

Return to [Table 4](#).

Figure 51. OUT15_COLOR Register

7	6	5	4	3	2	1	0
OUT15_Color							
R/W-00h							

Table 36. OUT15_COLOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	OUT15_Color	R/W	00h	FFh = The color mixing percentage is 0%. ... 80h =The color mixing percentage is 50%. ... 00h = The color mixing percentage is 100%.

8.6.32 OUT16_COLOR (Address = 1Fh) [reset = 00h]

OUT16_COLOR is shown in [Figure 52](#) and described in [Table 37](#).

Return to [Table 4](#).

Figure 52. OUT16_COLOR Register

7	6	5	4	3	2	1	0
OUT16_Color							
R/W-00h							

Table 37. OUT16_COLOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	OUT16_Color	R/W	00h	FFh = The color mixing percentage is 0%. ... 80h = The color mixing percentage is 50%. ... 00h = The color mixing percentage is 100%.

8.6.33 OUT17_COLOR (Address = 20h) [reset = 00h]

OUT17_COLOR is shown in [Figure 53](#) and described in [Table 38](#).

Return to [Table 4](#).

Figure 53. OUT17_COLOR Register

7	6	5	4	3	2	1	0
OUT17_Color							
R/W-00h							

Table 38. OUT17_COLOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	OUT17_Color	R/W	00h	FFh = The color mixing percentage is 0%. ... 80h = The color mixing percentage is 50%. ... 00h = The color mixing percentage is 100%.

8.6.34 OUT18_COLOR (Address = 21h) [reset = 00h]

OUT18_COLOR is shown in [Figure 54](#) and described in [Table 39](#).

Return to [Table 4](#).

Figure 54. OUT18_COLOR Register

7	6	5	4	3	2	1	0
OUT18_Color							
R/W-00h							

Table 39. OUT18_COLOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	OUT18_Color	R/W	00h	FFh = The color mixing percentage is 0%. ... 80h = The color mixing percentage is 50%. ... 00h = The color mixing percentage is 100%.

8.6.35 OUT19_COLOR (Address = 22h) [reset = 00h]

OUT19_COLOR is shown in [Figure 55](#) and described in [Table 40](#).

Return to [Table 4](#).

Figure 55. OUT19_COLOR Register

7	6	5	4	3	2	1	0
OUT19_Color							
R/W-00h							

Table 40. OUT19_COLOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	OUT19_Color	R/W	00h	FFh = The color mixing percentage is 0%. ... 80h =The color mixing percentage is 50%. ... 00h = The color mixing percentage is 100%.

8.6.36 OUT20_COLOR (Address = 23h) [reset = 00h]

OUT20_COLOR is shown in [Figure 56](#) and described in [Table 41](#).

Return to [Table 4](#).

Figure 56. OUT20_COLOR Register

7	6	5	4	3	2	1	0
OUT20_Color							
R/W-00h							

Table 41. OUT20_COLOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	OUT20_Color	R/W	00h	FFh = The color mixing percentage is 0%. ... 80h =The color mixing percentage is 50%. ... 00h = The color mixing percentage is 100%.

8.6.37 OUT21_COLOR (Address = 24h) [reset = 00h]

OUT21_COLOR is shown in [Figure 57](#) and described in [Table 42](#).

Return to [Table 4](#).

Figure 57. OUT21_COLOR Register

7	6	5	4	3	2	1	0
OUT21_Color							
R/W-00h							

Table 42. OUT21_COLOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	OUT21_Color	R/W	00h	FFh = The color mixing percentage is 0%. ... 80h =The color mixing percentage is 50%. ... 00h = The color mixing percentage is 100%.

8.6.38 OUT22_COLOR (Address = 25h) [reset = 00h]

OUT22_COLOR is shown in [Figure 58](#) and described in [Table 43](#).

Return to [Table 4](#).

Figure 58. OUT22_COLOR Register

7	6	5	4	3	2	1	0
OUT22_Color							
R/W-00h							

Table 43. OUT22_COLOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	OUT22_Color	R/W	00h	FFh = The color mixing percentage is 0%. ... 80h = The color mixing percentage is 50%. ... 00h = The color mixing percentage is 100%.

8.6.39 OUT23_COLOR (Address = 26h) [reset = 00h]

OUT23_COLOR is shown in [Figure 59](#) and described in [Table 44](#).

Return to [Table 4](#).

Figure 59. OUT23_COLOR Register

7	6	5	4	3	2	1	0
OUT23_Color							
R/W-00h							

Table 44. OUT23_COLOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	OUT23_Color	R/W	00h	FFh = The color mixing percentage is 0%. ... 80h = The color mixing percentage is 50%. ... 00h = The color mixing percentage is 100%.

8.6.40 RESET (Address = 27h) [reset = 00h]

RESET is shown in [Figure 60](#) and described in [Table 45](#).

Return to [Table 4](#).

Figure 60. RESET Register

7	6	5	4	3	2	1	0
Reset							
W-00h							

Table 45. OUT14_COLOR Register Field Descriptions

Bit	Field	Type	Reset	Description
7–0	Reset	W	00h	FFh = Reset all the registers to default value.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The LP50xx device is an 18- or 24-channel constant-current-sink LED driver. The LP50xx device improves the user experience in color mixing and intensity control, for both live effects and coding effort. The optimized performance for RGB LEDs makes it a good choice for human-machine interaction applications.

9.2 Typical Application

The LP50xx design supports up to four devices in parallel with different configurations on the ADDR0 and ADDR1 pins.

Typical Application (continued)




Figure 61. Driving Dual LP5024 Application Example

9.2.1 Design Requirements

Set the LED current to 15 mA using the R_{IREF} resistor.

9.2.2 Detailed Design Procedure

LP50xx scales up the reference current (I_{REF}) set by the external resistor (R_{IREF}) to sink the output current (I_{OUT}) at each output port. The following formula can be used to calculate the external resistor (R_{IREF}):

Typical Application (continued)

$$R_{IREF} = K_{IREF} \times \frac{V_{IREF}}{I_{SET}} \quad (2)$$

The SCL and SDA lines must each have a pullup resistor placed somewhere on the line (the pullup resistors are normally located on the bus master). In typical applications, values of 1.8 kΩ to 4.7 kΩ are used.

VCAP is internal LDO output pin. This pin must be connected through a 1-μF capacitor to GND. Place the capacitor as close to the device as possible.

TI recommends having a 1-μF capacitor between VCC and GND to ensure proper operation. Place the capacitor as close to the device as possible.

9.2.3 Application Curves

The test condition for is that the testing is under bank control, using the following register values: 0x02 (0xFF), 0x04 (0xA0), 0x05 (0xA0), 0x06 (0xA0).

The test condition for is that the testing is under bank control, using the following register values: 0x02 (0xFF), 0x04 (0x10), 0x05 (0x10), 0x06 (0x10).




Figure 62. Current Waveform of OUT0, OUT1, OUT2 and OUT3



Figure 63. Current Waveform of OUT0, OUT1, OUT2 and OUT3

10 Power Supply Recommendations

The device is designed to operate from a V_{VCC} input-voltage supply range between 2.7 V and 5.5 V. This input supply must be well-regulated and able to withstand maximum input current and maintain stable voltage without voltage drop even in a load-transition condition (start-up or rapid intensity change). The resistance of the input supply rail must be low enough that the input-current transient does not cause a drop below a 2.7-V level in the LP50xx V_{VCC} supply voltage.

11 Layout

11.1 Layout Guidelines

To prevent thermal shutdown, the junction temperature, T_J , must be less than $T_{(TSD)}$. If the voltage drop across the output channels is high, the device power dissipation can be large. The LP50xx device has very good thermal performance because of the thermal pad design; however, the PCB layout is also very important to ensure that the device has good thermal performance. Good PCB design can optimize heat transfer, which is essential for the long-term reliability of the device.

Use the following guidelines when designing the device layout:

- Place the $C_{V_{CAP}}$, $C_{V_{CC}}$ and $R_{I_{REF}}$ as close to the device as possible. Also, TI recommends to put the ground plane as [Figure 64](#) and [Figure 65](#).
- Maximize the copper coverage on the PCB to increase the thermal conductivity of the board. The major heat flow path from the package to the ambient is through copper on the PCB. Maximum copper density is extremely important when no heat sinks are attached to the PCB on the other side from the package.
- Add as many thermal vias as possible directly under the package ground pad to optimize the thermal conductivity of the board.
- Use either plated-shut or plugged and capped vias for all the thermal vias on both sides of the board to prevent solder voids. To ensure reliability and performance, the solder coverage should be at least 85%.

LP5018, LP5024

SLVSEB8B – OCTOBER 2018 – REVISED OCTOBER 2018

www.ti.com

11.2 Layout Examples




Figure 64. LP5018 Layout Example

Layout Examples (continued)




Figure 65. LP5024 Layout Example

12 Device and Documentation Support

12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 46. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LP5018	Click here	Click here	Click here	Click here	Click here
LP5024	Click here	Click here	Click here	Click here	Click here

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LP5018RSMR	ACTIVE	VQFN	RSM	32	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	LP 5018	Samples
LP5024RSMR	ACTIVE	VQFN	RSM	32	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	LP 5024	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP5018RSMR	VQFN	RSM	32	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
LP5018RSMR	VQFN	RSM	32	3000	330.0	12.4	4.35	4.35	1.1	8.0	12.0	Q2
LP5024RSMR	VQFN	RSM	32	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
LP5024RSMR	VQFN	RSM	32	3000	330.0	12.4	4.35	4.35	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP5018RSMR	VQFN	RSM	32	3000	367.0	367.0	35.0
LP5018RSMR	VQFN	RSM	32	3000	338.0	355.0	50.0
LP5024RSMR	VQFN	RSM	32	3000	367.0	367.0	35.0
LP5024RSMR	VQFN	RSM	32	3000	338.0	355.0	50.0

GENERIC PACKAGE VIEW


RSM 32

VQFN - 1 mm max height

4 x 4, 0.4 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224982/A

VQFN - 1 mm max height

[illegible]


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RSM0032B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4219108/B 08/2019

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slue271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RSM0032B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL

EXPOSED PAD 33:
77% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:20X

4219108/B 08/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.