

SN6501 Transformer Driver for Isolated Power Supplies

1 Features

- Push-pull driver for small transformers
- Single 3.3-V or 5-V supply
- High primary-side current drive:
 - 5-V Supply: 350 mA (Max)
 - 3.3-V Supply: 150 mA (Max)
- Low ripple on rectified output permits small output capacitors
- Small 5-Pin SOT-23 Package

2 Applications

- Isolated interface power supply for CAN, RS-485, RS-422, RS-232, SPI, I2C, Low-Power LAN
- Industrial automation
- Process control
- Medical equipment

3 Description


The SN6501 is a monolithic oscillator/power-driver, specifically designed for small form factor, isolated power supplies in isolated interface applications. The device drives a low-profile, center-tapped transformer primary from a 3.3-V or 5-V DC power supply. The secondary can be wound to provide any isolated voltage based on transformer turns ratio.

The SN6501 consists of an oscillator followed by a gate drive circuit that provides the complementary output signals to drive the ground referenced Nchannel power switches. The internal logic ensures break-before-make action between the two switches.


The SN6501 is available in a small SOT-23 (5) package, and is specified for operation at temperatures from -40°C to 125°C.

PART NUMBER ⁽¹⁾	PACKAGE	BODY SIZE (NOM)
SN6501	SOT-23 (5)	2.90 mm x 1.60 mm

For all available packages, see the orderable addendum at (1)the end of the datasheet.



Output Voltage and Efficiency vs Output Current



Simplified Schematic





Table of Contents

1 Features	1
2 Applications	1
3 Description	1
Revision History	2
4 Pin Configuration and Functions	4
5 Specifications	<mark>5</mark>
5.1 Absolute Maximum Ratings	<mark>5</mark>
5.2 Handling Ratings	5
5.3 Recommended Operating Conditions	
5.4 Thermal Information	6
5.5 Electrical Characteristics	
5.6 Switching Characteristics	6
5.7 Typical Characteristics	7
6 Parameter Measurement Information	
7 Detailed Description	13
7.1 Overview	13
7.2 Functional Block Diagram	
-	

7.3 Feature Description	13
7.4 Device Functional Modes	14
8 Application and Implementation	15
8.1 Application Information	
8.2 Typical Application	
9 Power Supply Recommendations	
10 Layout	
10.1 Layout Guidelines	
10.2 Layout Example	
11 Device and Documentation Support	
11.1 Device Support	
11.2 Trademarks	
11.3 Electrostatic Discharge Caution	
11.4 Glossary	
12 Mechanical, Packaging, and Orderable	
Information	30

Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision H (July 2019) to Revision I (January 2021)	Page
•	Added a short-circuit protection note to Section 8.2.2.1	16
•	Removed duplicate equation labeled as (5) in Revision H	19

Changes from Revision G (July 2014) to Revision H (July 2019)

•	Added HCT-SM-1.3-8-2 transformer to Recommended Isolation Transformers Optimized for SN6501Table
	8-3 table
•	Added EPC3668G-LF transformer to Recommended Isolation Transformers Optimized for SN6501Table 8-3
	table
•	Added DA2303-AL transformer to Recommended Isolation Transformers Optimized for SN6501Table 8-3
	table
•	Added DA2304-AL transformer to Recommended Isolation Transformers Optimized for SN6501Table 8-3
	table 21

Changes from Revision F (August 2013) to Revision G (July 2014)

Page

Page

 Added Pin Configuration and Functions section, Handling Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section

С	changes from Revision E (January 2013) to Revision F (August 2013)	Page
•	Added Figure 5-13 and Figure 5-14	7
•	Added Figure 5-17 through Figure 5-18	7
	Added Figure 5-23 through Figure 5-24	
	Changed Table 8-3 - Recommended Isolation Transformers Optimized for SN6501	
С	changes from Revision D (September 2012) to Revision E (January 2013)	Page



Changes from Revision C (March 2012) to Revision D (September 2012)	Page
Changed f _{OSC} , Oscillator frequency To: f _{SW} , D1, D2 Switching frequency	6
Added graphs Figure 5-3 through Figure 5-4	
• Changed the title of Figure 5-30 From: D1, D2 Oscillator Frequency vs Free-Air Temperature	
Switching Frequency vs Free-Air Temperature	7
Added section: Recommended Transformers	
Changed the location and title of Figure 8-7	21
Changes from Revision B (March 2012) to Revision C (March 2012)	Page
Changed the f _{OSC} Oscillator frequency values	6
Changed Equation 4	
Changes from Revision A (March 2012) to Revision B (March 2012)	Page
Changed Feature From: Small 5-pin DBV Package To: Small 5-pin SOT23 Package	1
Changed Figure 8-7 title	21
Changes from Revision * (February 2012) to Revision A (March 2012)	Page
Changed the device From: Product Preview To: Production	
Changed Equation 9	19
Changed Equation 10	19
Changed Table 8-4, From: Wuerth-Elektronik / Midcom To: Wurth Electronics Midcom Inc	
Changed Figure 8-16	



4 Pin Configuration and Functions




Figure 4-1. 5-Pin SOT-23 DBV Package Top View

Table 4-1. Pin Functions

	PIN		DESCRIPTION
NAME	NUMBER	TYPE	DESCRIPTION
D1	D1 1 OD Open Drain output 1. Connect this pin to one end of the transformer primary side.		
V _{CC} 2 P Supply voltage input. Connect this pin to the center-tap of the transformer primary side. Buffer th voltage with a 1 μF to 10 μF ceramic capacitor.			
D2	3	OD	Open Drain output 2. Connect this pin to the other end of the transformer primary side.
GND	4,5	P Device ground. Connect this pin to board ground.	



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage	-0.3	6	V
V _{D1} , V _{D2}	Output switch voltage		14	V
I _{D1P} , I _{D2P}	Peak output switch current		500	mA
P _{TOT}	Continuous power dissipation		250	mW
TJ	Junction temperature		170	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Section 5.3 is not implied. Exposure to absolute-maximum-rated conditions for extended periods affects device reliability.

5.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	T _{stg} Storage temperature range		-65	150	°C
	Electrostatic discharge J	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	-4	4	kV
V _(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	-1.5	1.5	κν
		Machine Model JEDEC JESD22-A115-A	-200	200	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



5.3 Recommended Operating Conditions

				MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage			3		5.5	V
V V	Output switch voltage	$V_{CC} = 5 V \pm 10\%$,	When connected to Transformer with	0		11	V
V _{D1} , V _{D2}	Output switch voltage	V _{CC} = 3.3 V ± 10%	primary winding Center-tapped	0		7.2	V
I _{D1} , I _{D2}	D1 and D2 output switch	V _{CC} = 5 V ± 10%	V_{D1} , V_{D2} Swing ≥ 3.8 V, see Figure 5-32 for typical characteristics			350	
	current – Primary-side V _{CC} = 3	V _{CC} = 3.3 V ± 10%	V_{D1} , V_{D2} Swing ≥ 2.5 V, see Figure 5-31 for typical characteristics			150	mA
T _A	Ambient temperature			-40		125	°C

5.4 Thermal Information

	THERMAL METRIC	SN6501	UNIT
		DBV 5-PINS	UNIT
θ_{JA}	Junction-to-ambient thermal resistance	208.3	
θ _{JCtop}	Junction-to-case (top) thermal resistance	87.1	
θ _{JB}	Junction-to-board thermal resistance	40.4	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	5.2	C/W
Ψ _{JB}	Junction-to-board characterization parameter	39.7	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	N/A	

5.5 Electrical Characteristics

over full-range of recommended operating conditions, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P	Switch-on resistance	V _{CC} = 3.3 V ± 10%, See Figure 6-4		1	3	Ω
R _{ON}	Switch-on resistance	V_{CC} = 5 V ± 10%, See Figure 6-4		0.6	2	12
	Average supply current ⁽¹⁾	$V_{CC} = 3.3 V \pm 10\%$, no load		150	400	μA
ICC	Average supply currenter	V_{CC} = 5 V ± 10%, no load		300	700	μΑ
f _{ST}	Startup frequency	V _{CC} = 2.4 V, See Figure 6-4		300		kHz
£	D1 D2 Switching frequency	V _{CC} = 3.3 V ± 10%, See Figure 6-4	250	360	550	kHz
f _{SW}	D1, D2 Switching frequency	V _{CC} = 5 V ± 10%, See Figure 6-4	300	410	620	KI7Z

(1) Average supply current is the current used by SN6501 only. It does not include load current.

5.6 Switching Characteristics


over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
t _{r-D}	D1, D2 output rise time	V_{CC} = 3.3 V ± 10%, See Figure 6-4		70		ns
		V _{CC} = 5 V ± 10%, See Figure 6-4		80		
t _{f-D}	D1, D2 output fall time	V _{CC} = 3.3 V ± 10%, See Figure 6-4		110		ns
		V _{CC} = 5 V ± 10%, See Figure 6-4		60		
t _{BBM}	Break-before-make time	V _{CC} = 3.3 V ± 10%, See Figure 6-4		150		ns
		V _{CC} = 5 V ± 10%, See Figure 6-4		50		




5.7 Typical Characteristics


TP1 Curves are measured with the Circuit in Figure 6-1; whereas, TP1 and TP2 Curves are measured with Circuit in Figure 6-3 ($T_A = 25^{\circ}$ C unless otherwise noted). See Table 8-3 for Transformer Specifications.


















Copyright © 2021 Texas Instruments Incorporated





6 Parameter Measurement Information








Figure 6-2. Timing Diagram





Figure 6-3. Measurement Circuit for regulated Output (TP1 and TP2)








7 Detailed Description

7.1 Overview

The SN6501 is a transformer driver designed for low-cost, small form-factor, isolated DC-DC converters utilizing the push-pull topology. The device includes an oscillator that feeds a gate-drive circuit. The gate-drive, comprising a frequency divider and a break-before-make (BBM) logic, provides two complementary output signals which alternately turn the two output transistors on and off.

The output frequency of the oscillator is divided down by an asynchronous divider that provides two complementary output signals with a 50% duty cycle. A subsequent break-before-make logic inserts a dead-time between the high-pulses of the two signals. The resulting output signals, present the gate-drive signals for the output transistors. As shown in the functional block diagram, before either one of the gates can assume logic high, there must be a short time period during which both signals are low and both transistors are high-impedance. This short period, known as break-before-make time, is required to avoid shorting out both ends of the primary.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Push-Pull Converter

Push-pull converters require transformers with center-taps to transfer power from the primary to the secondary (see Figure 7-1).




Figure 7-1. Switching Cycles of a Push-Pull Converter

When Q_1 conducts, V_{IN} drives a current through the lower half of the primary to ground, thus creating a negative voltage potential at the lower primary end with regards to the V_{IN} potential at the center-tap.

At the same time the voltage across the upper half of the primary is such that the upper primary end is positive with regards to the center-tap in order to maintain the previously established current flow through Q_2 , which now has turned high-impedance. The two voltage sources, each of which equaling V_{IN} , appear in series and cause a voltage potential at the open end of the primary of $2 \times V_{IN}$ with regards to ground.

Per dot convention the same voltage polarities that occur at the primary also occur at the secondary. The positive potential of the upper secondary end therefore forward biases diode CR₁. The secondary current



starting from the upper secondary end flows through CR_1 , charges capacitor C, and returns through the load impedance R_L back to the center-tap.

When Q_2 conducts, Q_1 goes high-impedance and the voltage polarities at the primary and secondary reverse. Now the lower end of the primary presents the open end with a 2×V_{IN} potential against ground. In this case CR₂ is forward biased while CR₁ is reverse biased and current flows from the lower secondary end through CR₂, charging the capacitor and returning through the load to the center-tap.

7.3.2 Core Magnetization

Figure 7-2 shows the ideal magnetizing curve for a push-pull converter with B as the magnetic flux density and H as the magnetic field strength. When Q_1 conducts the magnetic flux is pushed from A to A', and when Q_2 conducts the flux is pulled back from A' to A. The difference in flux and thus in flux density is proportional to the product of the primary voltage, V_P , and the time, t_{ON} , it is applied to the primary: $B \approx V_P \times t_{ON}$.




Figure 7-2. Core Magnetization and Self-Regulation Through Positive Temperature Coefficient of R_{DS(on)}

This volt-seconds (V-t) product is important as it determines the core magnetization during each switching cycle. If the V-t products of both phases are not identical, an imbalance in flux density swing results with an offset from the origin of the B-H curve. If balance is not restored, the offset increases with each following cycle and the transformer slowly creeps toward the saturation region.

Fortunately, due to the positive temperature coefficient of a MOSFET's on-resistance, the output FETs of the SN6501 have a self-correcting effect on V-t imbalance. In the case of a slightly longer on-time, the prolonged current flow through a FET gradually heats the transistor which leads to an increase in R_{DS-on} . The higher resistance then causes the drain-source voltage, V_{DS} , to rise. Because the voltage at the primary is the difference between the constant input voltage, V_{IN} , and the voltage drop across the MOSFET, $V_P = V_{IN} - V_{DS}$, V_P is gradually reduced and V-t balance restored.

7.4 Device Functional Modes

The functional modes of the SN6501 are divided into start-up, operating, and off-mode.

7.4.1 Start-Up Mode

When the supply voltage at Vcc ramps up to 2.4 V typical, the internal oscillator starts operating at a start frequency of 300 kHz. The output stage begins switching but the amplitude of the drain signals at D1 and D2 has not reached its full maximum yet.

7.4.2 Operating Mode

When the device supply has reached its nominal value $\pm 10\%$ the oscillator is fully operating. However variations over supply voltage and operating temperature can vary the switching frequencies at D1 and D2 between 250 kHz and 550 kHz for V_{CC} = 3.3 V $\pm 10\%$, and between 300 kHz and 620 kHz for V_{CC} = 5 V $\pm 10\%$.

7.4.3 Off-Mode

The SN6501 is deactivated by reducing V_{CC} to 0 V. In this state both drain outputs, D1 and D2, are high-impedance.



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The SN6501 is a transformer driver designed for low-cost, small form-factor, isolated DC-DC converters utilizing the push-pull topology. The device includes an oscillator that feeds a gate-drive circuit. The gate-drive, comprising a frequency divider and a break-before-make (BBM) logic, provides two complementary output signals which alternately turn the two output transistors on and off.





Figure 8-1. SN6501 Block Diagram And Output Timing With Break-Before-Make Action

The output frequency of the oscillator is divided down by an asynchronous divider that provides two complementary output signals, S and \overline{S} , with a 50% duty cycle. A subsequent break-before-make logic inserts a dead-time between the high-pulses of the two signals. The resulting output signals, G₁ and G₂, present the gate-drive signals for the output transistors Q₁ and Q₂. As shown in Figure 8-2, before either one of the gates can assume logic high, there must be a short time period during which both signals are low and both transistors are high-impedance. This short period, known as break-before-make time, is required to avoid shorting out both ends of the primary.





8.2 Typical Application




Figure 8-3. Typical Application Schematic (SN6501)

8.2.1 Design Requirements

For this design example, use the parameters listed in Table 8-1 as design parameters.

	5
DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	3.3 V ± 3%
Output voltage	5 V
Maximum load current	100 mA

8.2.2 Detailed Design Procedure

The following recommendations on components selection focus on the design of an efficient push-pull converter with high current drive capability. Contrary to popular belief, the output voltage of the unregulated converter output drops significantly over a wide range in load current. The characteristic curve in Figure 5-11 for example shows that the difference between V_{OUT} at minimum load and V_{OUT} at maximum load exceeds a transceiver's supply range. Therefore, in order to provide a stable, load independent supply while maintaining maximum possible efficiency the implementation of a low dropout regulator (LDO) is strongly advised.

The final converter circuit is shown in Figure 8-7. The measured V_{OUT} and efficiency characteristics for the regulated and unregulated outputs are shown in Figure 5-1 to Figure 5-28.

8.2.2.1 SN6501 Drive Capability

The SN6501 transformer driver is designed for low-power push-pull converters with input and output voltages in the range of 3 V to 5.5 V. While converter designs with higher output voltages are possible, care must be taken that higher turns ratios don't lead to primary currents that exceed the SN6501 specified current limits.

Unlike SN6505 devices, SN6501 does not have soft-start, internal current limit, or thermal shutdown (TSD) features. Therefore to address possible unregulated or large currents, there is a limit to the maximum capacitive load that can be connected to an SN6501 system. Loads exceeding 5uF appear as short circuits to SN6501 during power up and may affect the device's long-term reliability. When using SN6501, it is recommended to keep capacitive loads below 5uF or incorporate LDOs with low short-circuit current limits or soft-start features to ensure excessive current is not drawn from SN6501.

8.2.2.2 LDO Selection

The minimum requirements for a suitable low dropout regulator are:

- Its current drive capability should slightly exceed the specified load current of the application to prevent the LDO from dropping out of regulation. Therefore for a load current of 100 mA, choose a 100 mA to 150 mA LDO. While regulators with higher drive capabilities are acceptable, they also usually possess higher dropout voltages that will reduce overall converter efficiency.
- The internal dropout voltage, V_{DO}, at the specified load current should be as low as possible to maintain efficiency. For a low-cost 150 mA LDO, a V_{DO} of 150 mV at 100 mA is common. Be aware however, that this



(1)

(2)

lower value is usually specified at room temperature and can increase by a factor of 2 over temperature, which in turn will raise the required minimum input voltage.

• The required minimum input voltage preventing the regulator from dropping out of line regulation is given with:

$$V_{I-min} = V_{DO-max} + V_{O-max}$$

This means in order to determine V_I for worst-case condition, the user must take the maximum values for V_{DO} and V_O specified in the LDO data sheet for rated output current (i.e., 100 mA) and add them together. Also specify that the output voltage of the push-pull rectifier at the specified load current is equal or higher than V_{I-min}. If it is not, the LDO will lose line-regulation and any variations at the input will pass straight through to the output. Hence below V_{I-min} the output voltage will follow the input and the regulator behaves like a simple conductor.

• The maximum regulator input voltage must be higher than the rectifier output under no-load. Under this condition there is no secondary current reflected back to the primary, thus making the voltage drop across R_{DS-on} negligible and allowing the entire converter input voltage to drop across the primary. At this point the secondary reaches its maximum voltage of

with V_{IN-max} as the maximum converter input voltage and n as the transformer turns ratio. Thus to prevent the LDO from damage the maximum regulator input voltage must be higher than V_{S-max} . Table 8-2 lists the maximum secondary voltages for various turns ratios commonly applied in push-pull converters with 100 mA output drive.

	LDO			
CONFIGURATION	V _{IN-max} [V]	TURNS-RATIO	V _{S-max} [V]	V _{I-max} [V]
3.3 V_{IN} to 3.3 V_{OUT}	3.6	1.5 ± 3%	5.6	6 to 10
3.3 V $_{\rm IN}$ to 5 V $_{\rm OUT}$	3.6	2.2 ± 3%	8.2	10
5 V _{IN} to 5 V _{OUT}	5.5	1.5 ± 3%	8.5	10

Table 8-2. Required Maximum LDO Input Voltages for Various Push-Pull Configurations

8.2.2.3 Diode Selection

A rectifier diode should always possess low-forward voltage to provide as much voltage to the converter output as possible. When used in high-frequency switching applications, such as the SN6501 however, the diode must also possess a short recovery time. Schottky diodes meet both requirements and are therefore strongly recommended in push-pull converter designs. A good choice for low-volt applications and ambient temperatures of up to 85°C is the low-cost Schottky rectifier MBR0520L with a typical forward voltage of 275 mV at 100-mA forward current. For higher output voltages such as ±10 V and above use the MBR0530 which provides a higher DC blocking voltage of 30 V.

Lab measurements have shown that at temperatures higher than 100°C the leakage currents of the above Schottky diodes increase significantly. This can cause thermal runaway leading to the collapse of the rectifier output voltage. Therefore, for ambient temperatures higher than 85°C use low-leakage Schottky diodes, such as RB168M-40.






Figure 8-4. Diode Forward Characteristics for MBR0520L (Left) and MBR0530 (Right)



8.2.2.4 Capacitor Selection

The capacitors in the converter circuit in Figure 8-7 are multi-layer ceramic chip (MLCC) capacitors.

As with all high speed CMOS ICs, the SN6501 requires a bypass capacitor in the range of 10 nF to 100 nF.

The input bulk capacitor at the center-tap of the primary supports large currents into the primary during the fast switching transients. For minimum ripple make this capacitor 1 μ F to 10 μ F. In a 2-layer PCB design with a dedicated ground plane, place this capacitor close to the primary center-tap to minimize trace inductance. In a 4-layer board design with low-inductance reference planes for ground and V_{IN}, the capacitor can be placed at the supply entrance of the board. To ensure low-inductance paths use two vias in parallel for each connection to a reference plane or to the primary center-tap.

The bulk capacitor at the rectifier output smoothes the output voltage. Make this capacitor 1 µF to 10 µF.

The small capacitor at the regulator input is not necessarily required. However, good analog design practice suggests, using a small value of 47 nF to 100 nF improves the regulator's transient response and noise rejection.

The LDO output capacitor buffers the regulated output for the subsequent isolator and transceiver circuitry. The choice of output capacitor depends on the LDO stability requirements specified in the data sheet. However, in most cases, a low-ESR ceramic capacitor in the range of 4.7 μ F to 10 μ F will satisfy these requirements.

8.2.2.5 Transformer Selection

8.2.2.5.1 V-t Product Calculation

To prevent a transformer from saturation its V-t product must be greater than the maximum V-t product applied by the SN6501. The maximum voltage delivered by the SN6501 is the nominal converter input plus 10%. The maximum time this voltage is applied to the primary is half the period of the lowest frequency at the specified input voltage. Therefore, the transformer's minimum V-t product is determined through:

$$Vt_{min} \ge V_{IN-max} \times \frac{T_{max}}{2} = \frac{V_{IN-max}}{2 \times f_{min}}$$
(3)

Inserting the numeric values from the data sheet into the equation above yields the minimum V-t products of

$$Vt_{min} \geq \frac{3.6 \text{ V}}{2 \times 250 \text{ kHz}} = 7.2 \text{ V}\mu\text{s} \quad \text{for } 3.3 \text{ V}, \text{ and}$$

$$Vt_{min} \geq \frac{5.5 \text{ V}}{2 \times 300 \text{ kHz}} = 9.1 \text{ V}\mu\text{s} \quad \text{for } 5 \text{ V} \text{ applications.} \tag{4}$$

Common V-t values for low-power center-tapped transformers range from 22 V μ s to 150 V μ s with typical footprints of 10 mm x 12 mm. However, transformers specifically designed for PCMCIA applications provide as little as 11 V μ s and come with a significantly reduced footprint of 6 mm x 6 mm only.

While Vt-wise all of these transformers can be driven by the SN6501, other important factors such as isolation voltage, transformer wattage, and turns ratio must be considered before making the final decision.

8.2.2.5.2 Turns Ratio Estimate

Assume the rectifier diodes and linear regulator has been selected. Also, it has been determined that the transformer choosen must have a V-t product of at least 11 Vµs. However, before searching the manufacturer websites for a suitable transformer, the user still needs to know its minimum turns ratio that allows the push-pull converter to operate flawlessly over the specified current and temperature range. This minimum transformation ratio is expressed through the ratio of minimum secondary to minimum primary voltage multiplied by a correction factor that takes the transformer's typical efficiency of 97% into account:

 V_{S-min} must be large enough to allow for a maximum voltage drop, V_{F-max} , across the rectifier diode and still provide sufficient input voltage for the regulator to remain in regulation. From the LDO SELECTION section, this minimum input voltage is known and by adding V_{F-max} gives the minimum secondary voltage with:



 $V_{S-min} = V_{F-max} + V_{DO-max} + V_{O-max}$




Figure 8-5. Establishing the Required Minimum Turns Ratio Through N_{min} = 1.031 × V_{S-min} / V_{P-min}

Then calculating the available minimum primary voltage, V_{P-min} , involves subtracting the maximum possible drain-source voltage of the SN6501, V_{DS-max} , from the minimum converter input voltage V_{IN-min} :

$$V_{P-min} = V_{IN-min} - V_{DS-max}$$
(6)

 V_{DS-max} however, is the product of the maximum $R_{DS(on)}$ and I_D values for a given supply specified in the SN6501 data sheet:

$$V_{\rm DS-max} = R_{\rm DS-max} \times I_{\rm Dmax} \tag{7}$$

Then inserting Equation 7 into Equation 6 yields:

$$V_{P-min} = V_{IN-min} - R_{DS-max} \times I_{Dmax}$$

and inserting Equation 8 and Equation 5 into Equation 9 provides the minimum turns ration with:

$$n_{min} = 1.031 \times \frac{V_{F-max} + V_{DO-max} + V_{O-max}}{V_{IN-min} - R_{DS-max} \times I_{D-max}}$$
(9)

Example:

For a 3.3 V_{IN} to 5 V_{OUT} converter using the rectifier diode MBR0520L and the 5 V LDO TPS76350, the data sheet values taken for a load current of 100 mA and a maximum temperature of 85°C are V_{F-max} = 0.2 V, V_{DO-max} = 0.2 V, and V_{O-max} = 5.175 V.

Then assuming that the converter input voltage is taken from a 3.3 V controller supply with a maximum $\pm 2\%$ accuracy makes V_{IN-min} = 3.234 V. Finally the maximum values for drain-source resistance and drain current at 3.3 V are taken from the SN6501 data sheet with R_{DS-max} = 3 Ω and I_{D-max} = 150 mA.

Inserting the values above into Equation 9 yields a minimum turns ratio of:

$$n_{min} = 1.031 \times \frac{0.2V + 0.2V + 5.175 V}{3.234 V - 3 \Omega \times 150 mA} = 2$$
(10)


Most commercially available transformers for 3-to-5 V push-pull converters offer turns ratios between 2.0 and 2.3 with a common tolerance of $\pm 3\%$.

(8)



8.2.2.5.3 Recommended Transformers

Depending on the application, use the minimum configuration in Figure 8-6 or standard configuration in Figure 8-7.






Figure 8-7. Regulated Output for Stable Supplies and High Current Loads

Figure 8-6. Unregulated Output for Low-Current Loads With Wide Supply Range

The Wurth Electronics Midcom isolation transformers in Table 8-3 are optimized designs for the SN6501, providing high efficiency and small form factor at low-cost.

The 1:1.1 and 1:1.7 turns-ratios are designed for logic applications with wide supply rails and low load currents. These applications operate without LDO, thus achieving further cost-reduction.

Turns Ratio	V x T (Vµs)	Isolation (V _{RMS})	Dimensions (mm)	Application	LDO	Figures	Order No.	Manufacturer					
1:1.1 ±2%	7			$3.3 \text{ V} \rightarrow 3.3 \text{ V}$		Figure 5-1 Figure 5-2	760390011						
1:1.1 ±2%				$5 \text{ V} \rightarrow 5 \text{ V}$	No	Figure 5-3 Figure 5-4	760390012						
1:1.7 ±2%				$3.3 \text{ V} \rightarrow 5 \text{ V}$		Figure 5-5 Figure 5-6	760390013						
1:1.3 ±2%	11	2500	6.73 x 10.05 x 4.19	$\begin{array}{c} 3.3 \ V \rightarrow 3.3 \ V \\ 5 \ V \rightarrow 5 \ V \end{array}$		Figure 5-7 Figure 5-8 Figure 5-9 Figure 5-10	760390014						
1:2.1 ±2%		$3.3 V \rightarrow 5 V$ Yes $5 V \rightarrow 3.3 V$					$3.3 \text{ V} \rightarrow 5 \text{ V}$	Yes	Figure 5-11 Figure 5-12	760390015			
1.23:1 ±2%							Figure 5-13 Figure 5-14	750313710	Wurth Electronics/				
1:1.1 ±2%		5000				$3.3~\text{V} \rightarrow 3.3~\text{V}$		Figure 5-15 Figure 5-16	750313734	Midcom			
1:1.1 ±2%				$5 \text{ V} \rightarrow 5 \text{ V}$	No	Figure 5-17 Figure 5-18	750313734						
1:1.7 ±2%			5000	5000	5000		$3.3 \text{ V} \rightarrow 5 \text{ V}$		Figure 5-19 Figure 5-20	750313769			
1:1.3 ±2%	11					5000	5000	5000	5000	5000	5000	9.14 x 12.7 x 7.37	$\begin{array}{c} 3.3 \ V \rightarrow 3.3 \ V \\ 5 \ V \rightarrow 5 \ V \end{array}$
1:2.1 ±2%	1			$3.3 \text{ V} \rightarrow 5 \text{ V}$	Yes	Figure 5-25 Figure 5-26	750313626						
1.3:1 ±2%				$5~\text{V} \rightarrow 3.3~\text{V}$		Figure 5-27 Figure 5-28	750313638						
1:1.3 ±3%	11	5000	10.4 x 12.2 x 6.1	$\begin{array}{c} 3.3 \ V \rightarrow 3.3 \ V \\ 5 \ V \rightarrow 5 \ V \end{array}$	No	N/A	HCT-SM-1.3-8-2	Bourns					
1:1.1 ±2%	9.2	2500	7.01 x 11 x 4.19	$\begin{array}{c} 3.3 \text{ V} \rightarrow 3.3 \text{ V} \\ 5 \text{ V} \rightarrow 5 \text{ V} \end{array}$	No	N/A	EPC3668G-LF	PCA Electronics					

Table 8-3. Recommended Isolation Transformers Optimized for SN6501



Table 8-3. Recommended Isolation Transformers Optimized for SN6501 (continued)

Turns Ratio		Isolation (V _{RMS})	Dimensions (mm)	Application	LDO	Figures	Order No.	Manufacturer
1:1.5 ±3%	34.4	2500	10 x 12.07 x 5.97	$\begin{array}{c} 3.3 \text{ V} \rightarrow 3.3 \text{ V} \\ 5 \text{ V} \rightarrow 5 \text{ V} \end{array}$	Yes	N/A	DA2303-AL	Coilcraft
1:2.2 ±3%	21.5	2500	10 x 12.07 x 5.97	$3.3 \text{ V} \rightarrow 5 \text{ V}$			DA2304-AL	



8.2.3 Application Curve

See Table 8-3 for application curves.

8.2.4 Higher Output Voltage Designs

The SN6501 can drive push-pull converters that provide high output voltages of up to 30 V, or bipolar outputs of up to ± 15 V. Using commercially available center-tapped transformers, with their rather low turns ratios of 0.8 to 5, requires different rectifier topologies to achieve high output voltages. Figure 8-8 to Figure 8-11 show some of these topologies together with their respective open-circuit output voltages.





Figure 8-8. Bridge Rectifier With Center-Tapped Secondary Enables Bipolar Outputs








Figure 8-9. Bridge Rectifier Without Center-Tapped Secondary Performs Voltage Doubling




Figure 8-11. Half-Wave Rectifier Without Centered Ground and Center-Tapped Secondary Performs Voltage Doubling Twice, Hence Quadrupling V_{IN}

8.2.5 Application Circuits

The following application circuits are shown for a 3.3 V input supply commonly taken from the local, regulated micro-controller supply. For 5 V input voltages requiring different turn ratios refer to the transformer manufacturers and their websites listed in Table 8-4.

Coilcraft Inc.	http://www.coilcraft.com						
Halo-Electronics Inc.	http://www.haloelectronics.com						
Murata Power Solutions	http://www.murata-ps.com						
Wurth Electronics Midcom Inc	http://www.midcom-inc.com						

Table 8-4	Transformer	Manufacturers
	mansionner	Manulacturers

SN6501 SLLSEA0I – FEBRUARY 2012 – REVISED JANUARY 2021








Figure 8-12. Isolated RS-485 Interface
























Figure 8-16. Isolated SPI Interface for an Analog Input Module With 16 Inputs










Figure 8-18. Isolated 4-20 mA Current Loop



9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 3.3 V and 5 V nominal. This input supply must be regulated within ±10%. If the input supply is located more than a few inches from the SN6501 a 0.1 μ F by-pass capacitor should be connected as possible to the device V_{CC} pin, and a 10 μ F capacitor should be connected close to the transformer center-tap pin.



10 Layout

10.1 Layout Guidelines

- The V_{IN} pin must be buffered to ground with a low-ESR ceramic bypass-capacitor. The recommended capacitor value can range from 1 μ F to 10 μ F. The capacitor must have a voltage rating of 10 V minimum and a X5R or X7R dielectric.
- The optimum placement is closest to the V_{IN} and GND pins at the board entrance to minimize the loop area formed by the bypass-capacitor connection, the V_{IN} terminal, and the GND pin. See Figure 10-1 for a PCB layout example.
- The connections between the device D1 and D2 pins and the transformer primary endings, and the connection of the device V_{CC} pin and the transformer center-tap must be as close as possible for minimum trace inductance.
- The connection of the device V_{CC} pin and the transformer center-tap must be buffered to ground with a low-ESR ceramic bypass-capacitor. The recommended capacitor value can range from 1µF to 10 µF. The capacitor must have a voltage rating of 16 V minimum and a X5R or X7R dielectric.
- The device GND pins must be tied to the PCB ground plane using two vias for minimum inductance.
- The ground connections of the capacitors and the ground plane should use two vias for minimum inductance.
- The rectifier diodes should be Schottky diodes with low forward voltage in the 10 mA to 100 mA current range to maximize efficiency.
- The V_{OUT} pin must be buffered to ISO-Ground with a low-ESR ceramic bypass-capacitor. The recommended capacitor value can range from 1μF to 10 μF. The capacitor must have a voltage rating of 16 V minimum and a X5R or X7R dielectric.

10.2 Layout Example




Figure 10-1. Layout Example of a 2-Layer Board (SN6501)



11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 Trademarks

All trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.4 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN6501DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	6501	Samples
SN6501DBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	6501	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020

OTHER QUALIFIED VERSIONS OF SN6501 :

• Automotive: SN6501-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All	dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	SN6501DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
	SN6501DBVT	SOT-23	DBV	5	250	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

2-Sep-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN6501DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN6501DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0

DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.



DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.

